| 
									
										
										
										
											2009-05-13 13:10:01 +00:00
										 |  |  | /*******************************************************************************
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   Intel 10 Gigabit PCI Express Linux driver | 
					
						
							| 
									
										
										
										
											2010-01-13 01:49:34 +00:00
										 |  |  |   Copyright(c) 1999 - 2010 Intel Corporation. | 
					
						
							| 
									
										
										
										
											2009-05-13 13:10:01 +00:00
										 |  |  | 
 | 
					
						
							|  |  |  |   This program is free software; you can redistribute it and/or modify it | 
					
						
							|  |  |  |   under the terms and conditions of the GNU General Public License, | 
					
						
							|  |  |  |   version 2, as published by the Free Software Foundation. | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   This program is distributed in the hope it will be useful, but WITHOUT | 
					
						
							|  |  |  |   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | 
					
						
							|  |  |  |   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for | 
					
						
							|  |  |  |   more details. | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   You should have received a copy of the GNU General Public License along with | 
					
						
							|  |  |  |   this program; if not, write to the Free Software Foundation, Inc., | 
					
						
							|  |  |  |   51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA. | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   The full GNU General Public License is included in this distribution in | 
					
						
							|  |  |  |   the file called "COPYING". | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  |   Contact Information: | 
					
						
							|  |  |  |   e1000-devel Mailing List <e1000-devel@lists.sourceforge.net> | 
					
						
							|  |  |  |   Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | *******************************************************************************/ | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #ifndef _IXGBE_FCOE_H
 | 
					
						
							|  |  |  | #define _IXGBE_FCOE_H
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2009-06-08 14:38:44 +00:00
										 |  |  | #include <scsi/fc/fc_fs.h>
 | 
					
						
							| 
									
										
										
										
											2009-05-13 13:10:01 +00:00
										 |  |  | #include <scsi/fc/fc_fcoe.h>
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | /* shift bits within STAT fo FCSTAT */ | 
					
						
							|  |  |  | #define IXGBE_RXDADV_FCSTAT_SHIFT	4
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | /* ddp user buffer */ | 
					
						
							|  |  |  | #define IXGBE_BUFFCNT_MAX	256	/* 8 bits bufcnt */
 | 
					
						
							|  |  |  | #define IXGBE_FCPTR_ALIGN	16
 | 
					
						
							|  |  |  | #define IXGBE_FCPTR_MAX	(IXGBE_BUFFCNT_MAX * sizeof(dma_addr_t))
 | 
					
						
							|  |  |  | #define IXGBE_FCBUFF_4KB	0x0
 | 
					
						
							|  |  |  | #define IXGBE_FCBUFF_8KB	0x1
 | 
					
						
							|  |  |  | #define IXGBE_FCBUFF_16KB	0x2
 | 
					
						
							|  |  |  | #define IXGBE_FCBUFF_64KB	0x3
 | 
					
						
							|  |  |  | #define IXGBE_FCBUFF_MAX	65536	/* 64KB max */
 | 
					
						
							|  |  |  | #define IXGBE_FCBUFF_MIN	4096	/* 4KB min */
 | 
					
						
							|  |  |  | #define IXGBE_FCOE_DDP_MAX	512	/* 9 bits xid */
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2009-08-31 12:34:28 +00:00
										 |  |  | /* Default traffic class to use for FCoE */ | 
					
						
							|  |  |  | #define IXGBE_FCOE_DEFTC	3
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2009-05-13 13:10:01 +00:00
										 |  |  | /* fcerr */ | 
					
						
							|  |  |  | #define IXGBE_FCERR_BADCRC       0x00100000
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | struct ixgbe_fcoe_ddp { | 
					
						
							|  |  |  | 	int len; | 
					
						
							|  |  |  | 	u32 err; | 
					
						
							|  |  |  | 	unsigned int sgc; | 
					
						
							|  |  |  | 	struct scatterlist *sgl; | 
					
						
							|  |  |  | 	dma_addr_t udp; | 
					
						
							| 
									
										
										
										
											2009-05-13 13:11:29 +00:00
										 |  |  | 	u64 *udl; | 
					
						
							| 
									
										
										
										
											2009-05-13 13:10:01 +00:00
										 |  |  | }; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | struct ixgbe_fcoe { | 
					
						
							| 
									
										
										
										
											2009-12-03 11:32:22 +00:00
										 |  |  | #ifdef CONFIG_IXGBE_DCB
 | 
					
						
							| 
									
										
										
										
											2009-08-31 12:34:28 +00:00
										 |  |  | 	u8 tc; | 
					
						
							| 
									
										
										
										
											2009-12-03 11:32:22 +00:00
										 |  |  | 	u8 up; | 
					
						
							|  |  |  | #endif
 | 
					
						
							| 
									
										
										
										
											2009-05-13 13:10:01 +00:00
										 |  |  | 	spinlock_t lock; | 
					
						
							|  |  |  | 	struct pci_pool *pool; | 
					
						
							|  |  |  | 	struct ixgbe_fcoe_ddp ddp[IXGBE_FCOE_DDP_MAX]; | 
					
						
							|  |  |  | }; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #endif /* _IXGBE_FCOE_H */
 |