87 lines
3.2 KiB
Diff
87 lines
3.2 KiB
Diff
|
From ae343e5f729def512ae0b8cb63982392354f4c52 Mon Sep 17 00:00:00 2001
|
||
|
|
From: Hsin-Yi Wang <hsinyi@chromium.org>
|
||
|
|
Date: Mon, 10 May 2021 13:21:07 +0800
|
||
|
|
Subject: [PATCH] CHROMIUM: ARM64: dts: add vdec/venc h264 dtsi
|
||
|
|
|
||
|
|
Add dtsi support for vdec/venc H264.
|
||
|
|
|
||
|
|
Signed-off-by: Yunfei Dong <yunfei.dong@mediatek.com>
|
||
|
|
Signed-off-by: Qianqian Yan <qianqian.yan@mediatek.com>
|
||
|
|
Signed-off-by: Frederic Chen <frederic.chen@mediatek.com>
|
||
|
|
Signed-off-by: Alexandre Courbot <acourbot@chromium.org>
|
||
|
|
|
||
|
|
BUG=b:187685837
|
||
|
|
TEST=Kernel boots and Kukui and decoder device is visible.
|
||
|
|
|
||
|
|
Change-Id: I5f9c2189e8a811dcc6895401812382c37225459a
|
||
|
|
Signed-off-by: Hsin-Yi Wang <hsinyi@chromium.org>
|
||
|
|
Reviewed-on: https://chromium-review.googlesource.com/c/chromiumos/third_party/kernel/+/2883001
|
||
|
|
Reviewed-by: Alexandre Courbot <acourbot@chromium.org>
|
||
|
|
---
|
||
|
|
|
||
|
|
diff --git a/arch/arm64/boot/dts/mediatek/mt8183.dtsi b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
|
||
|
|
index e4d5425..25e6d4d 100644
|
||
|
|
--- a/arch/arm64/boot/dts/mediatek/mt8183.dtsi
|
||
|
|
+++ b/arch/arm64/boot/dts/mediatek/mt8183.dtsi
|
||
|
|
@@ -1762,6 +1762,35 @@
|
||
|
|
#clock-cells = <1>;
|
||
|
|
};
|
||
|
|
|
||
|
|
+ vcodec_dec: vcodec@16000000 {
|
||
|
|
+ compatible = "mediatek,mt8183-vcodec-dec";
|
||
|
|
+ reg = <0 0x16000000 0 0x1000>, /* VDEC_SYS */
|
||
|
|
+ <0 0x16020000 0 0x1000>, /* VDEC_MISC */
|
||
|
|
+ <0 0x16021000 0 0x800>, /* VDEC_VLD */
|
||
|
|
+ <0 0x16021800 0 0x800>, /* VDEC_TOP */
|
||
|
|
+ <0 0x16022000 0 0x1000>, /* VDEC_MC */
|
||
|
|
+ <0 0x16023000 0 0x1000>, /* VDEC_AVCVLD */
|
||
|
|
+ <0 0x16024000 0 0x1000>, /* VDEC_AVCMV */
|
||
|
|
+ <0 0x16025000 0 0x1000>, /* VDEC_PP */
|
||
|
|
+ <0 0x16026800 0 0x800>, /* VP8_VD */
|
||
|
|
+ <0 0x16027000 0 0x800>, /* VP6_VD */
|
||
|
|
+ <0 0x16027800 0 0x800>, /* VP8_VL */
|
||
|
|
+ <0 0x16028400 0 0x400>; /* VP9_VD */
|
||
|
|
+ interrupts = <GIC_SPI 250 IRQ_TYPE_LEVEL_LOW>;
|
||
|
|
+ mediatek,larb = <&larb1>;
|
||
|
|
+ iommus = <&iommu M4U_PORT_HW_VDEC_MC_EXT>,
|
||
|
|
+ <&iommu M4U_PORT_HW_VDEC_PP_EXT>,
|
||
|
|
+ <&iommu M4U_PORT_HW_VDEC_VLD_EXT>,
|
||
|
|
+ <&iommu M4U_PORT_HW_VDEC_AVC_MV_EXT>,
|
||
|
|
+ <&iommu M4U_PORT_HW_VDEC_PRED_RD_EXT>,
|
||
|
|
+ <&iommu M4U_PORT_HW_VDEC_PRED_WR_EXT>,
|
||
|
|
+ <&iommu M4U_PORT_HW_VDEC_PPWRAP_EXT>;
|
||
|
|
+ mediatek,scp = <&scp>;
|
||
|
|
+ power-domains = <&spm MT8183_POWER_DOMAIN_VDEC>;
|
||
|
|
+ clocks = <&vdecsys CLK_VDEC_VDEC>;
|
||
|
|
+ clock-names = "MT_CG_VDEC";
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
larb1: larb@16010000 {
|
||
|
|
compatible = "mediatek,mt8183-smi-larb";
|
||
|
|
reg = <0 0x16010000 0 0x1000>;
|
||
|
|
@@ -1798,6 +1827,25 @@
|
||
|
|
clock-names = "jpgenc";
|
||
|
|
};
|
||
|
|
|
||
|
|
+ vcodec_enc: vcodec@17020000 {
|
||
|
|
+ compatible = "mediatek,mt8183-vcodec-enc";
|
||
|
|
+ reg = <0 0x17020000 0 0x1000>,
|
||
|
|
+ <0 0x17000000 0 0x1000>; /* Dummy */
|
||
|
|
+ interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_LOW>;
|
||
|
|
+ mediatek,larb = <&larb4>;
|
||
|
|
+ iommus = <&iommu M4U_PORT_VENC_REC>,
|
||
|
|
+ <&iommu M4U_PORT_VENC_BSDMA>,
|
||
|
|
+ <&iommu M4U_PORT_VENC_RD_COMV>,
|
||
|
|
+ <&iommu M4U_PORT_VENC_CUR_LUMA>,
|
||
|
|
+ <&iommu M4U_PORT_VENC_CUR_CHROMA>,
|
||
|
|
+ <&iommu M4U_PORT_VENC_REF_LUMA>,
|
||
|
|
+ <&iommu M4U_PORT_VENC_REF_CHROMA>;
|
||
|
|
+ mediatek,scp = <&scp>;
|
||
|
|
+ power-domains = <&spm MT8183_POWER_DOMAIN_VENC>;
|
||
|
|
+ clocks = <&vencsys CLK_VENC_VENC>;
|
||
|
|
+ clock-names = "MT_CG_VENC";
|
||
|
|
+ };
|
||
|
|
+
|
||
|
|
ipu_conn: syscon@19000000 {
|
||
|
|
compatible = "mediatek,mt8183-ipu_conn", "syscon";
|
||
|
|
reg = <0 0x19000000 0 0x1000>;
|