2024-04-20 16:50:22 +00:00
|
|
|
From d5ff25062e6167413fa221efa7496e482435ef72 Mon Sep 17 00:00:00 2001
|
2021-06-22 21:58:31 +00:00
|
|
|
From: Jernej Skrabec <jernej.skrabec@siol.net>
|
|
|
|
|
Date: Sat, 24 Aug 2019 01:36:44 +0200
|
|
|
|
|
Subject: [PATCH] eMMC workaround
|
|
|
|
|
|
|
|
|
|
Signed-off-by: Jernej Skrabec <jernej.skrabec@siol.net>
|
|
|
|
|
---
|
|
|
|
|
drivers/mmc/host/sunxi-mmc.c | 8 +++++---
|
|
|
|
|
1 file changed, 5 insertions(+), 3 deletions(-)
|
|
|
|
|
|
|
|
|
|
diff --git a/drivers/mmc/host/sunxi-mmc.c b/drivers/mmc/host/sunxi-mmc.c
|
2024-04-20 16:50:22 +00:00
|
|
|
index e9370c7364..a4abd589e9 100644
|
2021-06-22 21:58:31 +00:00
|
|
|
--- a/drivers/mmc/host/sunxi-mmc.c
|
|
|
|
|
+++ b/drivers/mmc/host/sunxi-mmc.c
|
2024-01-10 15:51:27 +00:00
|
|
|
@@ -1436,15 +1436,17 @@ static int sunxi_mmc_probe(struct platform_device *pdev)
|
2021-08-30 03:45:30 +00:00
|
|
|
MMC_CAP_SDIO_IRQ;
|
2021-06-22 21:58:31 +00:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
- * Some H5 devices do not have signal traces precise enough to
|
|
|
|
|
- * use HS DDR mode for their eMMC chips.
|
|
|
|
|
+ * Some H5 and H6 devices do not have signal traces precise
|
|
|
|
|
+ * enough to use HS DDR mode for their eMMC chips.
|
|
|
|
|
*
|
|
|
|
|
* We still enable HS DDR modes for all the other controller
|
|
|
|
|
* variants that support them.
|
|
|
|
|
*/
|
|
|
|
|
if ((host->cfg->clk_delays || host->use_new_timings) &&
|
|
|
|
|
!of_device_is_compatible(pdev->dev.of_node,
|
|
|
|
|
- "allwinner,sun50i-h5-emmc"))
|
|
|
|
|
+ "allwinner,sun50i-h5-emmc") &&
|
|
|
|
|
+ !of_device_is_compatible(pdev->dev.of_node,
|
|
|
|
|
+ "allwinner,sun50i-h6-emmc"))
|
|
|
|
|
mmc->caps |= MMC_CAP_1_8V_DDR | MMC_CAP_3_3V_DDR;
|
|
|
|
|
|
|
|
|
|
ret = mmc_of_parse(mmc);
|
|
|
|
|
--
|
2024-04-20 16:50:22 +00:00
|
|
|
2.43.0
|
2021-06-22 21:58:31 +00:00
|
|
|
|
