[ARM] tegra: stingray: CPCAP switcher voltage settings correction
CPCAP should not be automatically dropping SW2 and SW4 to 0.95v when the primary standby line drops. This must be controlled by DVS as per nVidia. Change-Id: I336dd3fc30ec0ff8672c88eeed81a6b0a8617b00 Signed-off-by: Greg Meiste <w30289@motorola.com> Signed-off-by: Nick Pelly <npelly@google.com>
This commit is contained in:
parent
f083fd3f14
commit
b669cdfaa1
1 changed files with 5 additions and 5 deletions
|
|
@ -297,11 +297,11 @@ static struct platform_device *cpcap_devices[] = {
|
|||
struct cpcap_spi_init_data stingray_cpcap_spi_init[] = {
|
||||
{CPCAP_REG_S1C1, 0x0000},
|
||||
{CPCAP_REG_S1C2, 0x0000},
|
||||
{CPCAP_REG_S2C1, 0x2830},
|
||||
{CPCAP_REG_S2C2, 0x301C},
|
||||
{CPCAP_REG_S3C, 0x0141},
|
||||
{CPCAP_REG_S4C1, 0x2830},
|
||||
{CPCAP_REG_S4C2, 0x301C},
|
||||
{CPCAP_REG_S2C1, 0x4830},
|
||||
{CPCAP_REG_S2C2, 0x3030},
|
||||
{CPCAP_REG_S3C, 0x0541},
|
||||
{CPCAP_REG_S4C1, 0x4830},
|
||||
{CPCAP_REG_S4C2, 0x3030},
|
||||
{CPCAP_REG_S6C, 0x0000},
|
||||
{CPCAP_REG_VRF1C, 0x0000},
|
||||
{CPCAP_REG_VRF2C, 0x0000},
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue