drm/rockchip: Update cvbs timing
Fix up cvbs timing. Change-Id: I5ebc7e1fa9ced791901493ccbe22e7791179cf31 Signed-off-by: Algea Cao <algea.cao@rock-chips.com>
This commit is contained in:
parent
d9bb4b5cc1
commit
294aaccba0
1 changed files with 5 additions and 4 deletions
|
|
@ -19,13 +19,14 @@
|
|||
|
||||
static const struct drm_display_mode cvbs_mode[] = {
|
||||
{ DRM_MODE("720x576i", DRM_MODE_TYPE_DRIVER |
|
||||
DRM_MODE_TYPE_PREFERRED, 13500, 720, 732,
|
||||
795, 864, 0, 576, 580, 586, 625, 0,
|
||||
DRM_MODE_TYPE_PREFERRED, 13500, 720, 753,
|
||||
816, 864, 0, 576, 580, 586, 625, 0,
|
||||
DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC |
|
||||
DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK),
|
||||
.vrefresh = 50, 0, },
|
||||
{ DRM_MODE("720x480i", DRM_MODE_TYPE_DRIVER, 13500, 720, 739,
|
||||
801, 858, 0, 480, 488, 494, 525, 0,
|
||||
|
||||
{ DRM_MODE("720x480i", DRM_MODE_TYPE_DRIVER, 13500, 720, 753,
|
||||
815, 858, 0, 480, 488, 494, 525, 0,
|
||||
DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC |
|
||||
DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK),
|
||||
.vrefresh = 60, 0, },
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue