 c81611c4e9
			
		
	
	
	c81611c4e9
	
	
	
		
			
			On ARM we want these to be the same size on 32- and 64-bit. This is an ABI change on ARM. X86 does not change. Signed-off-by: Ian Campbell <ian.campbell@citrix.com> Cc: Jan Beulich <JBeulich@suse.com> Cc: Keir (Xen.org) <keir@xen.org> Cc: Tim Deegan <tim@xen.org> Cc: Stefano Stabellini <stefano.stabellini@eu.citrix.com> Cc: linux-arm-kernel@lists.infradead.org Cc: xen-devel@lists.xen.org Cc: Konrad Rzeszutek Wilk <konrad.wilk@oracle.com> Signed-off-by: Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>
		
			
				
	
	
		
			22 lines
		
	
	
	
		
			484 B
			
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			22 lines
		
	
	
	
		
			484 B
			
		
	
	
	
		
			C
		
	
	
	
	
	
| #ifndef _ASM_X86_XEN_EVENTS_H
 | |
| #define _ASM_X86_XEN_EVENTS_H
 | |
| 
 | |
| enum ipi_vector {
 | |
| 	XEN_RESCHEDULE_VECTOR,
 | |
| 	XEN_CALL_FUNCTION_VECTOR,
 | |
| 	XEN_CALL_FUNCTION_SINGLE_VECTOR,
 | |
| 	XEN_SPIN_UNLOCK_VECTOR,
 | |
| 	XEN_IRQ_WORK_VECTOR,
 | |
| 
 | |
| 	XEN_NR_IPIS,
 | |
| };
 | |
| 
 | |
| static inline int xen_irqs_disabled(struct pt_regs *regs)
 | |
| {
 | |
| 	return raw_irqs_disabled_flags(regs->flags);
 | |
| }
 | |
| 
 | |
| /* No need for a barrier -- XCHG is a barrier on x86. */
 | |
| #define xchg_xen_ulong(ptr, val) xchg((ptr), (val))
 | |
| 
 | |
| #endif /* _ASM_X86_XEN_EVENTS_H */
 |