Utilize new split between board & SoC, and new SoC device trees split into pre & post utilizing 'template' includes for SoC IP blocks. Other changes include: * Moved to specifying interrupt-parent for mpic at root * Moved to 4-cell mpic interrupt cells to support MPIC timers * Dropping "fsl,p1010-IP..." from compatibles for standard blocks * PCI interrupt map - wrong IRQs for PCI-0 controller * SDHC interrupt sense was wrong Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
		
			
				
	
	
		
			66 lines
		
	
	
	
		
			1.6 KiB
			
		
	
	
	
		
			Text
		
	
	
	
	
	
			
		
		
	
	
			66 lines
		
	
	
	
		
			1.6 KiB
			
		
	
	
	
		
			Text
		
	
	
	
	
	
/*
 | 
						|
 * P1010 RDB Device Tree Source
 | 
						|
 *
 | 
						|
 * Copyright 2011 Freescale Semiconductor Inc.
 | 
						|
 *
 | 
						|
 * This program is free software; you can redistribute  it and/or modify it
 | 
						|
 * under  the terms of  the GNU General  Public License as published by the
 | 
						|
 * Free Software Foundation;  either version 2 of the  License, or (at your
 | 
						|
 * option) any later version.
 | 
						|
 */
 | 
						|
 | 
						|
/include/ "fsl/p1010si-pre.dtsi"
 | 
						|
 | 
						|
/ {
 | 
						|
	model = "fsl,P1010RDB";
 | 
						|
	compatible = "fsl,P1010RDB";
 | 
						|
 | 
						|
	memory {
 | 
						|
		device_type = "memory";
 | 
						|
	};
 | 
						|
 | 
						|
	board_ifc: ifc: ifc@ffe1e000 {
 | 
						|
		/* NOR, NAND Flashes and CPLD on board */
 | 
						|
		ranges = <0x0 0x0 0x0 0xee000000 0x02000000
 | 
						|
			  0x1 0x0 0x0 0xff800000 0x00010000
 | 
						|
			  0x3 0x0 0x0 0xffb00000 0x00000020>;
 | 
						|
		reg = <0x0 0xffe1e000 0 0x2000>;
 | 
						|
	};
 | 
						|
 | 
						|
	board_soc: soc: soc@ffe00000 {
 | 
						|
		ranges = <0x0 0x0 0xffe00000 0x100000>;
 | 
						|
	};
 | 
						|
 | 
						|
	pci0: pcie@ffe09000 {
 | 
						|
		reg = <0 0xffe09000 0 0x1000>;
 | 
						|
		ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
 | 
						|
			  0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x10000>;
 | 
						|
		pcie@0 {
 | 
						|
			ranges = <0x2000000 0x0 0xa0000000
 | 
						|
				  0x2000000 0x0 0xa0000000
 | 
						|
				  0x0 0x20000000
 | 
						|
 | 
						|
				  0x1000000 0x0 0x0
 | 
						|
				  0x1000000 0x0 0x0
 | 
						|
				  0x0 0x100000>;
 | 
						|
		};
 | 
						|
	};
 | 
						|
 | 
						|
	pci1: pcie@ffe0a000 {
 | 
						|
		reg = <0 0xffe0a000 0 0x1000>;
 | 
						|
		ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
 | 
						|
			  0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
 | 
						|
		pcie@0 {
 | 
						|
			ranges = <0x2000000 0x0 0x80000000
 | 
						|
				  0x2000000 0x0 0x80000000
 | 
						|
				  0x0 0x20000000
 | 
						|
 | 
						|
				  0x1000000 0x0 0x0
 | 
						|
				  0x1000000 0x0 0x0
 | 
						|
				  0x0 0x100000>;
 | 
						|
		};
 | 
						|
	};
 | 
						|
};
 | 
						|
 | 
						|
/include/ "p1010rdb.dtsi"
 | 
						|
/include/ "fsl/p1010si-post.dtsi"
 |