 bab588fcfb
			
		
	
	
	bab588fcfb
	
	
	
		
			
			This is a larger set of new functionality for the existing SoC families,
 including:
 
 * vt8500 gains support for new CPU cores, notably the Cortex-A9 based wm8850
 * prima2 gains support for the "marco" SoC family, its SMP based cousin
 * tegra gains support for the new Tegra4 (Tegra114) family
 * socfpga now supports a newer version of the hardware including SMP
 * i.mx31 and bcm2835 are now using DT probing for their clocks
 * lots of updates for sh-mobile
 * OMAP updates for clocks, power management and USB
 * i.mx6q and tegra now support cpuidle
 * kirkwood now supports PCIe hot plugging
 * tegra clock support is updated
 * tegra USB PHY probing gets implemented diffently
 -----BEGIN PGP SIGNATURE-----
 Version: GnuPG v1.4.12 (GNU/Linux)
 
 iQIVAwUAUSUyPGCrR//JCVInAQI4YA/+Nb0FaA7qMmTPuJhm7aZNfnwBcGxZ7IZp
 s2xByEl3r5zbLKlKGNGE0x7Q7ETHV4y9tohzi9ZduH2b60dMRYgII06CEmDPu6/h
 4vBap2oLzfWfs9hwpCIh7N9wNzxSj/R42vlXHhNmspHlw7cFk1yw5EeJ+ocxmZPq
 H9lyjAxsGErkZyM/xstNQ1Uvhc8XHAFSUzWrg8hvf6AVVR8hwpIqVzfIizv6Vpk6
 ryBoUBHfdTztAOrafK54CdRc7l6kVMomRodKGzMyasnBK3ZfFca3IR7elnxLyEFJ
 uPDu5DKOdYrjXC8X2dPM6kYiE41YFuqOV2ahBt9HqRe6liNBLHQ6NAH7f7+jBWSI
 eeWe84c2vFaqhAGlci/xm4GaP0ud5ZLudtiVPlDY5tYIADqLygNcx1HIt/5sT7QI
 h34LMjc4+/TGVWTVf5yRmIzTrCXZv5YoAak3UWFoM4nVBo/eYVyNLEt5g9YsfjrC
 P/GWrXJJvOCB3gAi31pgGYJzZg8K7kTTAh/dgxjqzU4f6nGRm5PBydiJe18/lWkH
 qtfNE0RbhxCi3JEBnxW48AIEndVSRbd7jf8upC/s9rPURtFSVXp4APTHVyNUKCip
 gojBxcRYtesyG/53nrwdTyiyHx6GocmWnMNZJoDo0UQEkog2dOef+StdC3zhc2Vm
 9EttcFqWJ+E=
 =PRrg
 -----END PGP SIGNATURE-----
Merge tag 'soc' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc
Pull ARM SoC-specific updates from Arnd Bergmann:
 "This is a larger set of new functionality for the existing SoC
  families, including:
   - vt8500 gains support for new CPU cores, notably the Cortex-A9 based
     wm8850
   - prima2 gains support for the "marco" SoC family, its SMP based
     cousin
   - tegra gains support for the new Tegra4 (Tegra114) family
   - socfpga now supports a newer version of the hardware including SMP
   - i.mx31 and bcm2835 are now using DT probing for their clocks
   - lots of updates for sh-mobile
   - OMAP updates for clocks, power management and USB
   - i.mx6q and tegra now support cpuidle
   - kirkwood now supports PCIe hot plugging
   - tegra clock support is updated
   - tegra USB PHY probing gets implemented diffently"
* tag 'soc' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-soc: (148 commits)
  ARM: prima2: remove duplicate v7_invalidate_l1
  ARM: shmobile: r8a7779: Correct TMU clock support again
  ARM: prima2: fix __init section for cpu hotplug
  ARM: OMAP: Consolidate OMAP USB-HS platform data (part 3/3)
  ARM: OMAP: Consolidate OMAP USB-HS platform data (part 1/3)
  arm: socfpga: Add SMP support for actual socfpga harware
  arm: Add v7_invalidate_l1 to cache-v7.S
  arm: socfpga: Add entries to enable make dtbs socfpga
  arm: socfpga: Add new device tree source for actual socfpga HW
  ARM: tegra: sort Kconfig selects for Tegra114
  ARM: tegra: enable ARCH_REQUIRE_GPIOLIB for Tegra114
  ARM: tegra: Fix build error w/ ARCH_TEGRA_114_SOC w/o ARCH_TEGRA_3x_SOC
  ARM: tegra: Fix build error for gic update
  ARM: tegra: remove empty tegra_smp_init_cpus()
  ARM: shmobile: Register ARM architected timer
  ARM: MARCO: fix the build issue due to gic-vic-to-irqchip move
  ARM: shmobile: r8a7779: Correct TMU clock support
  ARM: mxs_defconfig: Select CONFIG_DEVTMPFS_MOUNT
  ARM: mxs: decrease mxs_clockevent_device.min_delta_ns to 2 clock cycles
  ARM: mxs: use apbx bus clock to drive the timers on timrotv2
  ...
		
	
			
		
			
				
	
	
		
			97 lines
		
	
	
	
		
			2.7 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			97 lines
		
	
	
	
		
			2.7 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * IP block integration code for the HDQ1W/1-wire IP block
 | |
|  *
 | |
|  * Copyright (C) 2012 Texas Instruments, Inc.
 | |
|  * Paul Walmsley
 | |
|  *
 | |
|  * Based on the I2C reset code in arch/arm/mach-omap2/i2c.c by
 | |
|  *     Avinash.H.M <avinashhm@ti.com>
 | |
|  *
 | |
|  * This program is free software; you can redistribute it and/or
 | |
|  * modify it under the terms of the GNU General Public License
 | |
|  * version 2 as published by the Free Software Foundation.
 | |
|  *
 | |
|  * This program is distributed in the hope that it will be useful, but
 | |
|  * WITHOUT ANY WARRANTY; without even the implied warranty of
 | |
|  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 | |
|  * General Public License for more details.
 | |
|  *
 | |
|  * You should have received a copy of the GNU General Public License
 | |
|  * along with this program; if not, write to the Free Software
 | |
|  * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
 | |
|  * 02110-1301 USA
 | |
|  */
 | |
| 
 | |
| #include <linux/kernel.h>
 | |
| #include <linux/init.h>
 | |
| #include <linux/err.h>
 | |
| #include <linux/platform_device.h>
 | |
| 
 | |
| #include "soc.h"
 | |
| #include "omap_hwmod.h"
 | |
| #include "omap_device.h"
 | |
| #include "hdq1w.h"
 | |
| 
 | |
| #include "prm.h"
 | |
| #include "common.h"
 | |
| 
 | |
| /**
 | |
|  * omap_hdq1w_reset - reset the OMAP HDQ1W module
 | |
|  * @oh: struct omap_hwmod *
 | |
|  *
 | |
|  * OCP soft reset the HDQ1W IP block.  Section 20.6.1.4 "HDQ1W/1-Wire
 | |
|  * Software Reset" of the OMAP34xx Technical Reference Manual Revision
 | |
|  * ZR (SWPU223R) does not include the rather important fact that, for
 | |
|  * the reset to succeed, the HDQ1W module's internal clock gate must be
 | |
|  * programmed to allow the clock to propagate to the rest of the
 | |
|  * module.  In this sense, it's rather similar to the I2C custom reset
 | |
|  * function.  Returns 0.
 | |
|  */
 | |
| int omap_hdq1w_reset(struct omap_hwmod *oh)
 | |
| {
 | |
| 	u32 v;
 | |
| 	int c = 0;
 | |
| 
 | |
| 	/* Write to the SOFTRESET bit */
 | |
| 	omap_hwmod_softreset(oh);
 | |
| 
 | |
| 	/* Enable the module's internal clocks */
 | |
| 	v = omap_hwmod_read(oh, HDQ_CTRL_STATUS_OFFSET);
 | |
| 	v |= 1 << HDQ_CTRL_STATUS_CLOCKENABLE_SHIFT;
 | |
| 	omap_hwmod_write(v, oh, HDQ_CTRL_STATUS_OFFSET);
 | |
| 
 | |
| 	/* Poll on RESETDONE bit */
 | |
| 	omap_test_timeout((omap_hwmod_read(oh,
 | |
| 					   oh->class->sysc->syss_offs)
 | |
| 			   & SYSS_RESETDONE_MASK),
 | |
| 			  MAX_MODULE_SOFTRESET_WAIT, c);
 | |
| 
 | |
| 	if (c == MAX_MODULE_SOFTRESET_WAIT)
 | |
| 		pr_warning("%s: %s: softreset failed (waited %d usec)\n",
 | |
| 			   __func__, oh->name, MAX_MODULE_SOFTRESET_WAIT);
 | |
| 	else
 | |
| 		pr_debug("%s: %s: softreset in %d usec\n", __func__,
 | |
| 			 oh->name, c);
 | |
| 
 | |
| 	return 0;
 | |
| }
 | |
| 
 | |
| static int __init omap_init_hdq(void)
 | |
| {
 | |
| 	int id = -1;
 | |
| 	struct platform_device *pdev;
 | |
| 	struct omap_hwmod *oh;
 | |
| 	char *oh_name = "hdq1w";
 | |
| 	char *devname = "omap_hdq";
 | |
| 
 | |
| 	oh = omap_hwmod_lookup(oh_name);
 | |
| 	if (!oh)
 | |
| 		return 0;
 | |
| 
 | |
| 	pdev = omap_device_build(devname, id, oh, NULL, 0);
 | |
| 	WARN(IS_ERR(pdev), "Can't build omap_device for %s:%s.\n",
 | |
| 	     devname, oh->name);
 | |
| 
 | |
| 	return 0;
 | |
| }
 | |
| omap_arch_initcall(omap_init_hdq);
 |