8885b7b637
Most architectures implement this in exactly the same way. Instead of having each architecture duplicate this function, provide a single implementation in the core and make it a weak symbol so that it can be overridden on architectures where it is required. Signed-off-by: Thierry Reding <thierry.reding@avionic-design.de> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
87 lines
2.4 KiB
C
87 lines
2.4 KiB
C
/*
|
|
* Low-Level PCI Support for SGI Visual Workstation
|
|
*
|
|
* (c) 1999--2000 Martin Mares <mj@ucw.cz>
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/init.h>
|
|
|
|
#include <asm/setup.h>
|
|
#include <asm/pci_x86.h>
|
|
#include <asm/visws/cobalt.h>
|
|
#include <asm/visws/lithium.h>
|
|
|
|
static int pci_visws_enable_irq(struct pci_dev *dev) { return 0; }
|
|
static void pci_visws_disable_irq(struct pci_dev *dev) { }
|
|
|
|
/* int (*pcibios_enable_irq)(struct pci_dev *dev) = &pci_visws_enable_irq; */
|
|
/* void (*pcibios_disable_irq)(struct pci_dev *dev) = &pci_visws_disable_irq; */
|
|
|
|
/* void __init pcibios_penalize_isa_irq(int irq, int active) {} */
|
|
|
|
|
|
unsigned int pci_bus0, pci_bus1;
|
|
|
|
static int __init visws_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
|
|
{
|
|
int irq, bus = dev->bus->number;
|
|
|
|
pin--;
|
|
|
|
/* Nothing useful at PIIX4 pin 1 */
|
|
if (bus == pci_bus0 && slot == 4 && pin == 0)
|
|
return -1;
|
|
|
|
/* PIIX4 USB is on Bus 0, Slot 4, Line 3 */
|
|
if (bus == pci_bus0 && slot == 4 && pin == 3) {
|
|
irq = CO_IRQ(CO_APIC_PIIX4_USB);
|
|
goto out;
|
|
}
|
|
|
|
/* First pin spread down 1 APIC entry per slot */
|
|
if (pin == 0) {
|
|
irq = CO_IRQ((bus == pci_bus0 ? CO_APIC_PCIB_BASE0 :
|
|
CO_APIC_PCIA_BASE0) + slot);
|
|
goto out;
|
|
}
|
|
|
|
/* lines 1,2,3 from any slot is shared in this twirly pattern */
|
|
if (bus == pci_bus1) {
|
|
/* lines 1-3 from devices 0 1 rotate over 2 apic entries */
|
|
irq = CO_IRQ(CO_APIC_PCIA_BASE123 + ((slot + (pin - 1)) % 2));
|
|
} else { /* bus == pci_bus0 */
|
|
/* lines 1-3 from devices 0-3 rotate over 3 apic entries */
|
|
if (slot == 0)
|
|
slot = 3; /* same pattern */
|
|
irq = CO_IRQ(CO_APIC_PCIA_BASE123 + ((3 - slot) + (pin - 1) % 3));
|
|
}
|
|
out:
|
|
printk(KERN_DEBUG "PCI: Bus %d Slot %d Line %d -> IRQ %d\n", bus, slot, pin, irq);
|
|
return irq;
|
|
}
|
|
|
|
int __init pci_visws_init(void)
|
|
{
|
|
pcibios_enable_irq = &pci_visws_enable_irq;
|
|
pcibios_disable_irq = &pci_visws_disable_irq;
|
|
|
|
/* The VISWS supports configuration access type 1 only */
|
|
pci_probe = (pci_probe | PCI_PROBE_CONF1) &
|
|
~(PCI_PROBE_BIOS | PCI_PROBE_CONF2);
|
|
|
|
pci_bus0 = li_pcib_read16(LI_PCI_BUSNUM) & 0xff;
|
|
pci_bus1 = li_pcia_read16(LI_PCI_BUSNUM) & 0xff;
|
|
|
|
printk(KERN_INFO "PCI: Lithium bridge A bus: %u, "
|
|
"bridge B (PIIX4) bus: %u\n", pci_bus1, pci_bus0);
|
|
|
|
raw_pci_ops = &pci_direct_conf1;
|
|
pci_scan_bus_with_sysdata(pci_bus0);
|
|
pci_scan_bus_with_sysdata(pci_bus1);
|
|
pci_fixup_irqs(pci_common_swizzle, visws_map_irq);
|
|
pcibios_resource_survey();
|
|
/* Request bus scan */
|
|
return 1;
|
|
}
|