Add power management support to the VIC by registering each VIC as a system device to get suspend/resume events going. Since the VIC registeration is done early, we need to record the VICs in a static array which is used to add the system devices later once the initcalls are run. This means there is now a configuration value for the number of VICs in the system. Signed-off-by: Ben Dooks <ben-linux@fluff.org>
		
			
				
	
	
		
			47 lines
		
	
	
	
		
			1.7 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			47 lines
		
	
	
	
		
			1.7 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 *  arch/arm/include/asm/hardware/vic.h
 | 
						|
 *
 | 
						|
 *  Copyright (c) ARM Limited 2003.  All rights reserved.
 | 
						|
 *
 | 
						|
 * This program is free software; you can redistribute it and/or modify
 | 
						|
 * it under the terms of the GNU General Public License as published by
 | 
						|
 * the Free Software Foundation; either version 2 of the License, or
 | 
						|
 * (at your option) any later version.
 | 
						|
 *
 | 
						|
 * This program is distributed in the hope that it will be useful,
 | 
						|
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 | 
						|
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 | 
						|
 * GNU General Public License for more details.
 | 
						|
 *
 | 
						|
 * You should have received a copy of the GNU General Public License
 | 
						|
 * along with this program; if not, write to the Free Software
 | 
						|
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 | 
						|
 */
 | 
						|
#ifndef __ASM_ARM_HARDWARE_VIC_H
 | 
						|
#define __ASM_ARM_HARDWARE_VIC_H
 | 
						|
 | 
						|
#define VIC_IRQ_STATUS			0x00
 | 
						|
#define VIC_FIQ_STATUS			0x04
 | 
						|
#define VIC_RAW_STATUS			0x08
 | 
						|
#define VIC_INT_SELECT			0x0c	/* 1 = FIQ, 0 = IRQ */
 | 
						|
#define VIC_INT_ENABLE			0x10	/* 1 = enable, 0 = disable */
 | 
						|
#define VIC_INT_ENABLE_CLEAR		0x14
 | 
						|
#define VIC_INT_SOFT			0x18
 | 
						|
#define VIC_INT_SOFT_CLEAR		0x1c
 | 
						|
#define VIC_PROTECT			0x20
 | 
						|
#define VIC_PL190_VECT_ADDR		0x30	/* PL190 only */
 | 
						|
#define VIC_PL190_DEF_VECT_ADDR		0x34	/* PL190 only */
 | 
						|
 | 
						|
#define VIC_VECT_ADDR0			0x100	/* 0 to 15 (0..31 PL192) */
 | 
						|
#define VIC_VECT_CNTL0			0x200	/* 0 to 15 (0..31 PL192) */
 | 
						|
#define VIC_ITCR			0x300	/* VIC test control register */
 | 
						|
 | 
						|
#define VIC_VECT_CNTL_ENABLE		(1 << 5)
 | 
						|
 | 
						|
#define VIC_PL192_VECT_ADDR		0xF00
 | 
						|
 | 
						|
#ifndef __ASSEMBLY__
 | 
						|
void vic_init(void __iomem *base, unsigned int irq_start, u32 vic_sources, u32 resume_sources);
 | 
						|
#endif
 | 
						|
 | 
						|
#endif
 |