 b4033c1715
			
		
	
	
	b4033c1715
	
	
	
		
			
			MSI hardcoded delivery mode to use logical delivery mode. Recently x86_64 moved to use physical mode addressing to support physflat mode. With this mode enabled noticed that my eth with MSI werent working. msi_address_init() was hardcoded to use logical mode for i386 and x86_64. So when we switch to use physical mode, things stopped working. Since anyway we dont use lowest priority delivery with MSI, its always directed to just a single CPU. Its safe and simpler to use physical mode always, even when we use logical delivery mode for IPI's or other ioapic RTE's. Signed-off-by: Ashok Raj <ashok.raj@intel.com> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
		
			
				
	
	
		
			15 lines
		
	
	
	
		
			270 B
			
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			15 lines
		
	
	
	
		
			270 B
			
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * Copyright (C) 2003-2004 Intel
 | |
|  * Copyright (C) Tom Long Nguyen (tom.l.nguyen@intel.com)
 | |
|  */
 | |
| 
 | |
| #ifndef ASM_MSI_H
 | |
| #define ASM_MSI_H
 | |
| 
 | |
| #include <asm/desc.h>
 | |
| #include <mach_apic.h>
 | |
| 
 | |
| #define LAST_DEVICE_VECTOR		232
 | |
| #define MSI_TARGET_CPU_SHIFT	12
 | |
| 
 | |
| #endif /* ASM_MSI_H */
 |