This patch removes all internal uses of another mostly artificial value. It does duplicate the information of the maximum resolution and it is not flexible as only a few resolutions exist. Hence it is better to remove it and clean the mess up. No runtime change expected. Signed-off-by: Florian Tobias Schandinat <FlorianSchandinat@gmx.de>
		
			
				
	
	
		
			86 lines
		
	
	
	
		
			3.9 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			86 lines
		
	
	
	
		
			3.9 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * Copyright 1998-2008 VIA Technologies, Inc. All Rights Reserved.
 | 
						|
 * Copyright 2001-2008 S3 Graphics, Inc. All Rights Reserved.
 | 
						|
 | 
						|
 * This program is free software; you can redistribute it and/or
 | 
						|
 * modify it under the terms of the GNU General Public
 | 
						|
 * License as published by the Free Software Foundation;
 | 
						|
 * either version 2, or (at your option) any later version.
 | 
						|
 | 
						|
 * This program is distributed in the hope that it will be useful,
 | 
						|
 * but WITHOUT ANY WARRANTIES OR REPRESENTATIONS; without even
 | 
						|
 * the implied warranty of MERCHANTABILITY or FITNESS FOR
 | 
						|
 * A PARTICULAR PURPOSE.See the GNU General Public License
 | 
						|
 * for more details.
 | 
						|
 | 
						|
 * You should have received a copy of the GNU General Public License
 | 
						|
 * along with this program; if not, write to the Free Software
 | 
						|
 * Foundation, Inc.,
 | 
						|
 * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 | 
						|
 */
 | 
						|
 | 
						|
#include "global.h"
 | 
						|
 | 
						|
struct GFX_DPA_SETTING GFX_DPA_SETTING_TBL_VT3324[] = {
 | 
						|
/*  ClkRange, DVP0, DVP0DataDriving,  DVP0ClockDriving, DVP1,
 | 
						|
					DVP1Driving, DFPHigh, DFPLow */
 | 
						|
/*  CR96, SR2A[5], SR1B[1], SR2A[4], SR1E[2], CR9B,
 | 
						|
					SR65,        CR97,    CR99   */
 | 
						|
	/* LCK/VCK < 30000000 will use this value */
 | 
						|
	{DPA_CLK_RANGE_30M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00,
 | 
						|
	 0x00},
 | 
						|
	/* 30000000 < LCK/VCK < 50000000 will use this value */
 | 
						|
	{DPA_CLK_RANGE_30_50M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00,
 | 
						|
	 0x00},
 | 
						|
	/* 50000000 < LCK/VCK < 70000000 will use this value */
 | 
						|
	{DPA_CLK_RANGE_50_70M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00,
 | 
						|
	 0x00},
 | 
						|
	/* 70000000 < LCK/VCK < 100000000 will use this value */
 | 
						|
	{DPA_CLK_RANGE_70_100M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00,
 | 
						|
	 0x00},
 | 
						|
	/* 100000000 < LCK/VCK < 15000000 will use this value */
 | 
						|
	{DPA_CLK_RANGE_100_150M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 0x00, 0x00,
 | 
						|
	 0x00},
 | 
						|
	/* 15000000 < LCK/VCK will use this value */
 | 
						|
	{DPA_CLK_RANGE_150M, 0x00, 0x00, 0x00, 0x00, 0x00, 0x08, 0x0E, 0x00,
 | 
						|
	 0x00},
 | 
						|
};
 | 
						|
 | 
						|
struct GFX_DPA_SETTING GFX_DPA_SETTING_TBL_VT3327[] = {
 | 
						|
/*  ClkRange,DVP0, DVP0DataDriving,  DVP0ClockDriving, DVP1,
 | 
						|
					DVP1Driving, DFPHigh,   DFPLow */
 | 
						|
/*   CR96, SR2A[5], SR1B[1], SR2A[4], SR1E[2], CR9B,
 | 
						|
					SR65,        CR97,      CR99   */
 | 
						|
/* LCK/VCK < 30000000 will use this value */
 | 
						|
{DPA_CLK_RANGE_30M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x08, 0x01},
 | 
						|
/* 30000000 < LCK/VCK < 50000000 will use this value */
 | 
						|
{DPA_CLK_RANGE_30_50M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x08, 0x01},
 | 
						|
/* 50000000 < LCK/VCK < 70000000 will use this value */
 | 
						|
{DPA_CLK_RANGE_50_70M, 0x06, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x08, 0x01},
 | 
						|
/* 70000000 < LCK/VCK < 100000000 will use this value */
 | 
						|
{DPA_CLK_RANGE_70_100M, 0x03, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x08, 0x03},
 | 
						|
/* 100000000 < LCK/VCK < 15000000 will use this value */
 | 
						|
{DPA_CLK_RANGE_100_150M, 0x03, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x01, 0x02},
 | 
						|
/* 15000000 < LCK/VCK will use this value */
 | 
						|
{DPA_CLK_RANGE_150M, 0x00, 0x20, 0x00, 0x10, 0x00, 0x03, 0x00, 0x0D, 0x03},
 | 
						|
};
 | 
						|
 | 
						|
/* For VT3364: */
 | 
						|
struct GFX_DPA_SETTING GFX_DPA_SETTING_TBL_VT3364[] = {
 | 
						|
/*  ClkRange,DVP0, DVP0DataDriving,  DVP0ClockDriving, DVP1,
 | 
						|
					DVP1Driving, DFPHigh,   DFPLow */
 | 
						|
/*   CR96, SR2A[5], SR1B[1], SR2A[4], SR1E[2], CR9B,
 | 
						|
					SR65,        CR97,      CR99   */
 | 
						|
/* LCK/VCK < 30000000 will use this value */
 | 
						|
{DPA_CLK_RANGE_30M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, 0x08},
 | 
						|
/* 30000000 < LCK/VCK < 50000000 will use this value */
 | 
						|
{DPA_CLK_RANGE_30_50M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, 0x08},
 | 
						|
/* 50000000 < LCK/VCK < 70000000 will use this value */
 | 
						|
{DPA_CLK_RANGE_50_70M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, 0x08},
 | 
						|
/* 70000000 < LCK/VCK < 100000000 will use this value */
 | 
						|
{DPA_CLK_RANGE_70_100M, 0x07, 0x00, 0x00, 0x00, 0x00, 0x03, 0x00, 0x00, 0x08},
 | 
						|
/* 100000000 < LCK/VCK < 15000000 will use this value */
 | 
						|
{DPA_CLK_RANGE_100_150M, 0x03, 0x00, 0x02, 0x00, 0x00, 0x03, 0x00, 0x00, 0x08},
 | 
						|
/* 15000000 < LCK/VCK will use this value */
 | 
						|
{DPA_CLK_RANGE_150M, 0x01, 0x00, 0x02, 0x10, 0x00, 0x03, 0x00, 0x00, 0x08},
 | 
						|
};
 |