319bbe0ef5
improve the common clock support code for MPC512x - expand the CCM register set declaration with MPC5125 related registers (which reside in the previously "reserved" area) - tell the MPC5121, MPC5123, and MPC5125 SoC variants apart, and derive the availability of components and their clocks from the detected SoC (MBX, AXE, VIU, SPDIF, PATA, SATA, PCI, second FEC, second SDHC, number of PSC components, type of NAND flash controller, interpretation of the CPMF bitfield, PSC/CAN mux0 stage input clocks, output clocks on SoC pins) - add backwards compatibility (allow operation against a device tree which lacks clock related specs) for MPC5125 FECs, too telling SoC variants apart and adjusting the clock tree's generation occurs at runtime, a common generic binary supports all of the chips the MPC5125 approach to the NFC clock (one register with two counters for the high and low periods of the clock) is not implemented, as there are no users and there is no common implementation which supports this kind of clock -- the new implementation would be unused and could not get verified, so it shall wait until there is demand Signed-off-by: Gerhard Sittig <gsi@denx.de> Acked-by: Mike Turquette <mturquette@linaro.org> Signed-off-by: Anatolij Gustschin <agust@denx.de>
76 lines
2.2 KiB
C
76 lines
2.2 KiB
C
/*
|
|
* This header provides constants for MPC512x clock specs in DT bindings.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_CLOCK_MPC512x_CLOCK_H
|
|
#define _DT_BINDINGS_CLOCK_MPC512x_CLOCK_H
|
|
|
|
#define MPC512x_CLK_DUMMY 0
|
|
#define MPC512x_CLK_REF 1
|
|
#define MPC512x_CLK_SYS 2
|
|
#define MPC512x_CLK_DIU 3
|
|
#define MPC512x_CLK_VIU 4
|
|
#define MPC512x_CLK_CSB 5
|
|
#define MPC512x_CLK_E300 6
|
|
#define MPC512x_CLK_IPS 7
|
|
#define MPC512x_CLK_FEC 8
|
|
#define MPC512x_CLK_SATA 9
|
|
#define MPC512x_CLK_PATA 10
|
|
#define MPC512x_CLK_NFC 11
|
|
#define MPC512x_CLK_LPC 12
|
|
#define MPC512x_CLK_MBX_BUS 13
|
|
#define MPC512x_CLK_MBX 14
|
|
#define MPC512x_CLK_MBX_3D 15
|
|
#define MPC512x_CLK_AXE 16
|
|
#define MPC512x_CLK_USB1 17
|
|
#define MPC512x_CLK_USB2 18
|
|
#define MPC512x_CLK_I2C 19
|
|
#define MPC512x_CLK_MSCAN0_MCLK 20
|
|
#define MPC512x_CLK_MSCAN1_MCLK 21
|
|
#define MPC512x_CLK_MSCAN2_MCLK 22
|
|
#define MPC512x_CLK_MSCAN3_MCLK 23
|
|
#define MPC512x_CLK_BDLC 24
|
|
#define MPC512x_CLK_SDHC 25
|
|
#define MPC512x_CLK_PCI 26
|
|
#define MPC512x_CLK_PSC_MCLK_IN 27
|
|
#define MPC512x_CLK_SPDIF_TX 28
|
|
#define MPC512x_CLK_SPDIF_RX 29
|
|
#define MPC512x_CLK_SPDIF_MCLK 30
|
|
#define MPC512x_CLK_SPDIF 31
|
|
#define MPC512x_CLK_AC97 32
|
|
#define MPC512x_CLK_PSC0_MCLK 33
|
|
#define MPC512x_CLK_PSC1_MCLK 34
|
|
#define MPC512x_CLK_PSC2_MCLK 35
|
|
#define MPC512x_CLK_PSC3_MCLK 36
|
|
#define MPC512x_CLK_PSC4_MCLK 37
|
|
#define MPC512x_CLK_PSC5_MCLK 38
|
|
#define MPC512x_CLK_PSC6_MCLK 39
|
|
#define MPC512x_CLK_PSC7_MCLK 40
|
|
#define MPC512x_CLK_PSC8_MCLK 41
|
|
#define MPC512x_CLK_PSC9_MCLK 42
|
|
#define MPC512x_CLK_PSC10_MCLK 43
|
|
#define MPC512x_CLK_PSC11_MCLK 44
|
|
#define MPC512x_CLK_PSC_FIFO 45
|
|
#define MPC512x_CLK_PSC0 46
|
|
#define MPC512x_CLK_PSC1 47
|
|
#define MPC512x_CLK_PSC2 48
|
|
#define MPC512x_CLK_PSC3 49
|
|
#define MPC512x_CLK_PSC4 50
|
|
#define MPC512x_CLK_PSC5 51
|
|
#define MPC512x_CLK_PSC6 52
|
|
#define MPC512x_CLK_PSC7 53
|
|
#define MPC512x_CLK_PSC8 54
|
|
#define MPC512x_CLK_PSC9 55
|
|
#define MPC512x_CLK_PSC10 56
|
|
#define MPC512x_CLK_PSC11 57
|
|
#define MPC512x_CLK_SDHC2 58
|
|
#define MPC512x_CLK_FEC2 59
|
|
#define MPC512x_CLK_OUT0_CLK 60
|
|
#define MPC512x_CLK_OUT1_CLK 61
|
|
#define MPC512x_CLK_OUT2_CLK 62
|
|
#define MPC512x_CLK_OUT3_CLK 63
|
|
#define MPC512x_CLK_CAN_CLK_IN 64
|
|
|
|
#define MPC512x_CLK_LAST_PUBLIC 64
|
|
|
|
#endif
|