The original MPIC MSI bank contains 8 registers, MPIC v4.3 MSI bank contains 16 registers, and this patch adds NR_MSI_REG_MAX and NR_MSI_IRQS_MAX to describe the maximum capability of MSI bank. MPIC v4.3 provides MSIIR1 to index these 16 MSI registers. MSIIR1 uses different bits definition than MSIIR. This patch adds ibs_shift and srs_shift to indicate the bits definition of the MSIIR and MSIIR1, so the same code can handle the MSIIR and MSIIR1 simultaneously. Signed-off-by: Minghuan Lian <Minghuan.Lian@freescale.com> [scottwood@freescale.com: reinstated static on all_avail] Signed-off-by: Scott Wood <scottwood@freescale.com>
		
			
				
	
	
		
			50 lines
		
	
	
	
		
			1.4 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			50 lines
		
	
	
	
		
			1.4 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * Copyright (C) 2007-2008 Freescale Semiconductor, Inc. All rights reserved.
 | 
						|
 *
 | 
						|
 * Author: Tony Li <tony.li@freescale.com>
 | 
						|
 *	   Jason Jin <Jason.jin@freescale.com>
 | 
						|
 *
 | 
						|
 * This program is free software; you can redistribute it and/or
 | 
						|
 * modify it under the terms of the GNU General Public License
 | 
						|
 * as published by the Free Software Foundation; version 2 of the
 | 
						|
 * License.
 | 
						|
 *
 | 
						|
 */
 | 
						|
#ifndef _POWERPC_SYSDEV_FSL_MSI_H
 | 
						|
#define _POWERPC_SYSDEV_FSL_MSI_H
 | 
						|
 | 
						|
#include <linux/of.h>
 | 
						|
#include <asm/msi_bitmap.h>
 | 
						|
 | 
						|
#define NR_MSI_REG_MSIIR	8  /* MSIIR can index 8 MSI registers */
 | 
						|
#define NR_MSI_REG_MSIIR1	16 /* MSIIR1 can index 16 MSI registers */
 | 
						|
#define NR_MSI_REG_MAX		NR_MSI_REG_MSIIR1
 | 
						|
#define IRQS_PER_MSI_REG	32
 | 
						|
#define NR_MSI_IRQS_MAX	(NR_MSI_REG_MAX * IRQS_PER_MSI_REG)
 | 
						|
 | 
						|
#define FSL_PIC_IP_MASK   0x0000000F
 | 
						|
#define FSL_PIC_IP_MPIC   0x00000001
 | 
						|
#define FSL_PIC_IP_IPIC   0x00000002
 | 
						|
#define FSL_PIC_IP_VMPIC  0x00000003
 | 
						|
 | 
						|
struct fsl_msi {
 | 
						|
	struct irq_domain *irqhost;
 | 
						|
 | 
						|
	unsigned long cascade_irq;
 | 
						|
 | 
						|
	u32 msiir_offset; /* Offset of MSIIR, relative to start of CCSR */
 | 
						|
	u32 ibs_shift; /* Shift of interrupt bit select */
 | 
						|
	u32 srs_shift; /* Shift of the shared interrupt register select */
 | 
						|
	void __iomem *msi_regs;
 | 
						|
	u32 feature;
 | 
						|
	int msi_virqs[NR_MSI_REG_MAX];
 | 
						|
 | 
						|
	struct msi_bitmap bitmap;
 | 
						|
 | 
						|
	struct list_head list;          /* support multiple MSI banks */
 | 
						|
 | 
						|
	phandle phandle;
 | 
						|
};
 | 
						|
 | 
						|
#endif /* _POWERPC_SYSDEV_FSL_MSI_H */
 | 
						|
 |