 cd354f1ae7
			
		
	
	
	cd354f1ae7
	
	
	
		
			
			After Al Viro (finally) succeeded in removing the sched.h #include in module.h recently, it makes sense again to remove other superfluous sched.h includes. There are quite a lot of files which include it but don't actually need anything defined in there. Presumably these includes were once needed for macros that used to live in sched.h, but moved to other header files in the course of cleaning it up. To ease the pain, this time I did not fiddle with any header files and only removed #includes from .c-files, which tend to cause less trouble. Compile tested against 2.6.20-rc2 and 2.6.20-rc2-mm2 (with offsets) on alpha, arm, i386, ia64, mips, powerpc, and x86_64 with allnoconfig, defconfig, allmodconfig, and allyesconfig as well as a few randconfigs on x86_64 and all configs in arch/arm/configs on arm. I also checked that no new warnings were introduced by the patch (actually, some warnings are removed that were emitted by unnecessarily included header files). Signed-off-by: Tim Schmielau <tim@physik3.uni-rostock.de> Acked-by: Russell King <rmk+kernel@arm.linux.org.uk> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
		
			
				
	
	
		
			140 lines
		
	
	
	
		
			3.6 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			140 lines
		
	
	
	
		
			3.6 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * drivers/net/phy/qsemi.c
 | |
|  *
 | |
|  * Driver for Quality Semiconductor PHYs
 | |
|  *
 | |
|  * Author: Andy Fleming
 | |
|  *
 | |
|  * Copyright (c) 2004 Freescale Semiconductor, Inc.
 | |
|  *
 | |
|  * This program is free software; you can redistribute  it and/or modify it
 | |
|  * under  the terms of  the GNU General  Public License as published by the
 | |
|  * Free Software Foundation;  either version 2 of the  License, or (at your
 | |
|  * option) any later version.
 | |
|  *
 | |
|  */
 | |
| #include <linux/kernel.h>
 | |
| #include <linux/string.h>
 | |
| #include <linux/errno.h>
 | |
| #include <linux/unistd.h>
 | |
| #include <linux/slab.h>
 | |
| #include <linux/interrupt.h>
 | |
| #include <linux/init.h>
 | |
| #include <linux/delay.h>
 | |
| #include <linux/netdevice.h>
 | |
| #include <linux/etherdevice.h>
 | |
| #include <linux/skbuff.h>
 | |
| #include <linux/spinlock.h>
 | |
| #include <linux/mm.h>
 | |
| #include <linux/module.h>
 | |
| #include <linux/mii.h>
 | |
| #include <linux/ethtool.h>
 | |
| #include <linux/phy.h>
 | |
| 
 | |
| #include <asm/io.h>
 | |
| #include <asm/irq.h>
 | |
| #include <asm/uaccess.h>
 | |
| 
 | |
| /* ------------------------------------------------------------------------- */
 | |
| /* The Quality Semiconductor QS6612 is used on the RPX CLLF                  */
 | |
| 
 | |
| /* register definitions */
 | |
| 
 | |
| #define MII_QS6612_MCR		17  /* Mode Control Register      */
 | |
| #define MII_QS6612_FTR		27  /* Factory Test Register      */
 | |
| #define MII_QS6612_MCO		28  /* Misc. Control Register     */
 | |
| #define MII_QS6612_ISR		29  /* Interrupt Source Register  */
 | |
| #define MII_QS6612_IMR		30  /* Interrupt Mask Register    */
 | |
| #define MII_QS6612_IMR_INIT	0x003a
 | |
| #define MII_QS6612_PCR		31  /* 100BaseTx PHY Control Reg. */
 | |
| 
 | |
| #define QS6612_PCR_AN_COMPLETE	0x1000
 | |
| #define QS6612_PCR_RLBEN	0x0200
 | |
| #define QS6612_PCR_DCREN	0x0100
 | |
| #define QS6612_PCR_4B5BEN	0x0040
 | |
| #define QS6612_PCR_TX_ISOLATE	0x0020
 | |
| #define QS6612_PCR_MLT3_DIS	0x0002
 | |
| #define QS6612_PCR_SCRM_DESCRM	0x0001
 | |
| 
 | |
| MODULE_DESCRIPTION("Quality Semiconductor PHY driver");
 | |
| MODULE_AUTHOR("Andy Fleming");
 | |
| MODULE_LICENSE("GPL");
 | |
| 
 | |
| /* Returns 0, unless there's a write error */
 | |
| static int qs6612_config_init(struct phy_device *phydev)
 | |
| {
 | |
| 	/* The PHY powers up isolated on the RPX,
 | |
| 	 * so send a command to allow operation.
 | |
| 	 * XXX - My docs indicate this should be 0x0940
 | |
| 	 * ...or something.  The current value sets three
 | |
| 	 * reserved bits, bit 11, which specifies it should be
 | |
| 	 * set to one, bit 10, which specifies it should be set
 | |
| 	 * to 0, and bit 7, which doesn't specify.  However, my
 | |
| 	 * docs are preliminary, and I will leave it like this
 | |
| 	 * until someone more knowledgable corrects me or it.
 | |
| 	 * -- Andy Fleming
 | |
| 	 */
 | |
| 	return phy_write(phydev, MII_QS6612_PCR, 0x0dc0);
 | |
| }
 | |
| 
 | |
| static int qs6612_ack_interrupt(struct phy_device *phydev)
 | |
| {
 | |
| 	int err;
 | |
| 
 | |
| 	err = phy_read(phydev, MII_QS6612_ISR);
 | |
| 
 | |
| 	if (err < 0)
 | |
| 		return err;
 | |
| 
 | |
| 	err = phy_read(phydev, MII_BMSR);
 | |
| 
 | |
| 	if (err < 0)
 | |
| 		return err;
 | |
| 
 | |
| 	err = phy_read(phydev, MII_EXPANSION);
 | |
| 
 | |
| 	if (err < 0)
 | |
| 		return err;
 | |
| 
 | |
| 	return 0;
 | |
| }
 | |
| 
 | |
| static int qs6612_config_intr(struct phy_device *phydev)
 | |
| {
 | |
| 	int err;
 | |
| 	if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
 | |
| 		err = phy_write(phydev, MII_QS6612_IMR,
 | |
| 				MII_QS6612_IMR_INIT);
 | |
| 	else
 | |
| 		err = phy_write(phydev, MII_QS6612_IMR, 0);
 | |
| 
 | |
| 	return err;
 | |
| 
 | |
| }
 | |
| 
 | |
| static struct phy_driver qs6612_driver = {
 | |
| 	.phy_id		= 0x00181440,
 | |
| 	.name		= "QS6612",
 | |
| 	.phy_id_mask	= 0xfffffff0,
 | |
| 	.features	= PHY_BASIC_FEATURES,
 | |
| 	.flags		= PHY_HAS_INTERRUPT,
 | |
| 	.config_init	= qs6612_config_init,
 | |
| 	.config_aneg	= genphy_config_aneg,
 | |
| 	.read_status	= genphy_read_status,
 | |
| 	.ack_interrupt	= qs6612_ack_interrupt,
 | |
| 	.config_intr	= qs6612_config_intr,
 | |
| 	.driver 	= { .owner = THIS_MODULE,},
 | |
| };
 | |
| 
 | |
| static int __init qs6612_init(void)
 | |
| {
 | |
| 	return phy_driver_register(&qs6612_driver);
 | |
| }
 | |
| 
 | |
| static void __exit qs6612_exit(void)
 | |
| {
 | |
| 	phy_driver_unregister(&qs6612_driver);
 | |
| }
 | |
| 
 | |
| module_init(qs6612_init);
 | |
| module_exit(qs6612_exit);
 |