23 lines
		
	
	
	
		
			596 B
			
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			23 lines
		
	
	
	
		
			596 B
			
		
	
	
	
		
			C
		
	
	
	
	
	
| #ifndef __ASM_TLB_H
 | |
| #define __ASM_TLB_H
 | |
| 
 | |
| /*
 | |
|  * MIPS doesn't need any special per-pte or per-vma handling, except
 | |
|  * we need to flush cache for area to be unmapped.
 | |
|  */
 | |
| #define tlb_start_vma(tlb, vma) 				\
 | |
| 	do {							\
 | |
| 		if (!tlb->fullmm)				\
 | |
| 			flush_cache_range(vma, vma->vm_start, vma->vm_end); \
 | |
| 	}  while (0)
 | |
| #define tlb_end_vma(tlb, vma) do { } while (0)
 | |
| #define __tlb_remove_tlb_entry(tlb, ptep, address) do { } while (0)
 | |
| 
 | |
| /*
 | |
|  * .. because we flush the whole mm when it fills up.
 | |
|  */
 | |
| #define tlb_flush(tlb) flush_tlb_mm((tlb)->mm)
 | |
| 
 | |
| #include <asm-generic/tlb.h>
 | |
| 
 | |
| #endif /* __ASM_TLB_H */
 | 
