Having received another series of whitespace patches I decided to do this once and for all rather than dealing with this kind of patches trickling in forever. Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
		
			
				
	
	
		
			58 lines
		
	
	
	
		
			1.3 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			58 lines
		
	
	
	
		
			1.3 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * This file is subject to the terms and conditions of the GNU General Public
 | 
						|
 * License.  See the file "COPYING" in the main directory of this archive
 | 
						|
 * for more details.
 | 
						|
 *
 | 
						|
 * Copyright (C) 2004-2008 Cavium Networks
 | 
						|
 */
 | 
						|
#ifndef __OCTEON_IRQ_H__
 | 
						|
#define __OCTEON_IRQ_H__
 | 
						|
 | 
						|
#define NR_IRQS OCTEON_IRQ_LAST
 | 
						|
#define MIPS_CPU_IRQ_BASE OCTEON_IRQ_SW0
 | 
						|
 | 
						|
enum octeon_irq {
 | 
						|
/* 1 - 8 represent the 8 MIPS standard interrupt sources */
 | 
						|
	OCTEON_IRQ_SW0 = 1,
 | 
						|
	OCTEON_IRQ_SW1,
 | 
						|
/* CIU0, CUI2, CIU4 are 3, 4, 5 */
 | 
						|
	OCTEON_IRQ_5 = 6,
 | 
						|
	OCTEON_IRQ_PERF,
 | 
						|
	OCTEON_IRQ_TIMER,
 | 
						|
/* sources in CIU_INTX_EN0 */
 | 
						|
	OCTEON_IRQ_WORKQ0,
 | 
						|
	OCTEON_IRQ_WDOG0 = OCTEON_IRQ_WORKQ0 + 64,
 | 
						|
	OCTEON_IRQ_MBOX0 = OCTEON_IRQ_WDOG0 + 32,
 | 
						|
	OCTEON_IRQ_MBOX1,
 | 
						|
	OCTEON_IRQ_MBOX2,
 | 
						|
	OCTEON_IRQ_MBOX3,
 | 
						|
	OCTEON_IRQ_PCI_INT0,
 | 
						|
	OCTEON_IRQ_PCI_INT1,
 | 
						|
	OCTEON_IRQ_PCI_INT2,
 | 
						|
	OCTEON_IRQ_PCI_INT3,
 | 
						|
	OCTEON_IRQ_PCI_MSI0,
 | 
						|
	OCTEON_IRQ_PCI_MSI1,
 | 
						|
	OCTEON_IRQ_PCI_MSI2,
 | 
						|
	OCTEON_IRQ_PCI_MSI3,
 | 
						|
 | 
						|
	OCTEON_IRQ_RML,
 | 
						|
	OCTEON_IRQ_TIMER0,
 | 
						|
	OCTEON_IRQ_TIMER1,
 | 
						|
	OCTEON_IRQ_TIMER2,
 | 
						|
	OCTEON_IRQ_TIMER3,
 | 
						|
	OCTEON_IRQ_USB0,
 | 
						|
	OCTEON_IRQ_USB1,
 | 
						|
#ifndef CONFIG_PCI_MSI
 | 
						|
	OCTEON_IRQ_LAST = 127
 | 
						|
#endif
 | 
						|
};
 | 
						|
 | 
						|
#ifdef CONFIG_PCI_MSI
 | 
						|
/* 256 - 511 represent the MSI interrupts 0-255 */
 | 
						|
#define OCTEON_IRQ_MSI_BIT0	(256)
 | 
						|
 | 
						|
#define OCTEON_IRQ_MSI_LAST	 (OCTEON_IRQ_MSI_BIT0 + 255)
 | 
						|
#define OCTEON_IRQ_LAST		 (OCTEON_IRQ_MSI_LAST + 1)
 | 
						|
#endif
 | 
						|
 | 
						|
#endif
 |