6829aeae47
The DSP bit mask for the RDDSP and WRDSP instructions was wrong. [ralf@linux-mips.org: The mask field of the RDDSP and WRDSP instructions is 10 bits long. DSP_MASK had all these fields which according to the architecture specification may result in UNPREDICTABLE operation.] Signed-off-by: Steven J. Hill <sjhill@mips.com> Cc: linux-mips@linux-mips.org Patchwork: http://patchwork.linux-mips.org/patch/4683/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
85 lines
1.9 KiB
C
85 lines
1.9 KiB
C
/*
|
|
* Copyright (C) 2005 Mips Technologies
|
|
* Author: Chris Dearman, chris@mips.com derived from fpu.h
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
#ifndef _ASM_DSP_H
|
|
#define _ASM_DSP_H
|
|
|
|
#include <asm/cpu.h>
|
|
#include <asm/cpu-features.h>
|
|
#include <asm/hazards.h>
|
|
#include <asm/mipsregs.h>
|
|
|
|
#define DSP_DEFAULT 0x00000000
|
|
#define DSP_MASK 0x3f
|
|
|
|
#define __enable_dsp_hazard() \
|
|
do { \
|
|
asm("_ehb"); \
|
|
} while (0)
|
|
|
|
static inline void __init_dsp(void)
|
|
{
|
|
mthi1(0);
|
|
mtlo1(0);
|
|
mthi2(0);
|
|
mtlo2(0);
|
|
mthi3(0);
|
|
mtlo3(0);
|
|
wrdsp(DSP_DEFAULT, DSP_MASK);
|
|
}
|
|
|
|
static inline void init_dsp(void)
|
|
{
|
|
if (cpu_has_dsp)
|
|
__init_dsp();
|
|
}
|
|
|
|
#define __save_dsp(tsk) \
|
|
do { \
|
|
tsk->thread.dsp.dspr[0] = mfhi1(); \
|
|
tsk->thread.dsp.dspr[1] = mflo1(); \
|
|
tsk->thread.dsp.dspr[2] = mfhi2(); \
|
|
tsk->thread.dsp.dspr[3] = mflo2(); \
|
|
tsk->thread.dsp.dspr[4] = mfhi3(); \
|
|
tsk->thread.dsp.dspr[5] = mflo3(); \
|
|
tsk->thread.dsp.dspcontrol = rddsp(DSP_MASK); \
|
|
} while (0)
|
|
|
|
#define save_dsp(tsk) \
|
|
do { \
|
|
if (cpu_has_dsp) \
|
|
__save_dsp(tsk); \
|
|
} while (0)
|
|
|
|
#define __restore_dsp(tsk) \
|
|
do { \
|
|
mthi1(tsk->thread.dsp.dspr[0]); \
|
|
mtlo1(tsk->thread.dsp.dspr[1]); \
|
|
mthi2(tsk->thread.dsp.dspr[2]); \
|
|
mtlo2(tsk->thread.dsp.dspr[3]); \
|
|
mthi3(tsk->thread.dsp.dspr[4]); \
|
|
mtlo3(tsk->thread.dsp.dspr[5]); \
|
|
wrdsp(tsk->thread.dsp.dspcontrol, DSP_MASK); \
|
|
} while (0)
|
|
|
|
#define restore_dsp(tsk) \
|
|
do { \
|
|
if (cpu_has_dsp) \
|
|
__restore_dsp(tsk); \
|
|
} while (0)
|
|
|
|
#define __get_dsp_regs(tsk) \
|
|
({ \
|
|
if (tsk == current) \
|
|
__save_dsp(current); \
|
|
\
|
|
tsk->thread.dsp.dspr; \
|
|
})
|
|
|
|
#endif /* _ASM_DSP_H */
|