84f3fb7a2a
The traditional 68000 processors and the newer reduced instruction set ColdFire processors do not support the 32*32->64 multiply or the 64/32->32 divide instructions. This is not a difference based on the presence of a hardware MMU or not. Create a new config symbol to mark that a CPU type doesn't support the longer multiply/divide instructions. Use this then as a basis for using the fast 64bit based divide (in div64.h) and for linking in the extra libgcc functions that may be required (mulsi3, divsi3, etc). Signed-off-by: Greg Ungerer <gerg@uclinux.org> Acked-by: Geert Uytterhoeven <geert@linux-m68k.org>
34 lines
760 B
C
34 lines
760 B
C
#ifndef _M68K_DIV64_H
|
|
#define _M68K_DIV64_H
|
|
|
|
#ifdef CONFIG_CPU_HAS_NO_MULDIV64
|
|
#include <asm-generic/div64.h>
|
|
#else
|
|
|
|
#include <linux/types.h>
|
|
|
|
/* n = n / base; return rem; */
|
|
|
|
#define do_div(n, base) ({ \
|
|
union { \
|
|
unsigned long n32[2]; \
|
|
unsigned long long n64; \
|
|
} __n; \
|
|
unsigned long __rem, __upper; \
|
|
\
|
|
__n.n64 = (n); \
|
|
if ((__upper = __n.n32[0])) { \
|
|
asm ("divul.l %2,%1:%0" \
|
|
: "=d" (__n.n32[0]), "=d" (__upper) \
|
|
: "d" (base), "0" (__n.n32[0])); \
|
|
} \
|
|
asm ("divu.l %2,%1:%0" \
|
|
: "=d" (__n.n32[1]), "=d" (__rem) \
|
|
: "d" (base), "1" (__upper), "0" (__n.n32[1])); \
|
|
(n) = __n.n64; \
|
|
__rem; \
|
|
})
|
|
|
|
#endif /* CONFIG_CPU_HAS_NO_MULDIV64 */
|
|
|
|
#endif /* _M68K_DIV64_H */
|