f1468a2077
Use the generic PHY API instead of the platform callback to control the MIPI CSIS DPHY. Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com> Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com> Acked-by: Felipe Balbi <balbi@ti.com> Acked-by: Mauro Carvalho Chehab <mchehab@redhat.com> Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
28 lines
821 B
C
28 lines
821 B
C
/*
|
|
* Copyright (C) 2010 - 2012 Samsung Electronics Co., Ltd.
|
|
*
|
|
* Samsung S5P/Exynos SoC series MIPI CSIS device support
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __PLAT_SAMSUNG_MIPI_CSIS_H_
|
|
#define __PLAT_SAMSUNG_MIPI_CSIS_H_ __FILE__
|
|
|
|
/**
|
|
* struct s5p_platform_mipi_csis - platform data for S5P MIPI-CSIS driver
|
|
* @clk_rate: bus clock frequency
|
|
* @wclk_source: CSI wrapper clock selection: 0 - bus clock, 1 - ext. SCLK_CAM
|
|
* @lanes: number of data lanes used
|
|
* @hs_settle: HS-RX settle time
|
|
*/
|
|
struct s5p_platform_mipi_csis {
|
|
unsigned long clk_rate;
|
|
u8 wclk_source;
|
|
u8 lanes;
|
|
u8 hs_settle;
|
|
};
|
|
|
|
#endif /* __PLAT_SAMSUNG_MIPI_CSIS_H_ */
|