 b4e395b2cb
			
		
	
	
	b4e395b2cb
	
	
	
		
			
			This particular code had no effect on WFI execution. It only asserts/de-asserts signal to tegra "legacy" CPU idle stats monitor, which we are no longer using (cpufreq is based on kernel s/w idle stats instead). Signed-off-by: Prashant Gaikwad <pgaikwad@nvidia.com> Signed-off-by: Stephen Warren <swarren@nvidia.com>
		
			
				
	
	
		
			64 lines
		
	
	
	
		
			1.8 KiB
			
		
	
	
	
		
			ArmAsm
		
	
	
	
	
	
			
		
		
	
	
			64 lines
		
	
	
	
		
			1.8 KiB
			
		
	
	
	
		
			ArmAsm
		
	
	
	
	
	
| /*
 | |
|  * arch/arm/mach-tegra/sleep.S
 | |
|  *
 | |
|  * Copyright (c) 2010-2011, NVIDIA Corporation.
 | |
|  * Copyright (c) 2011, Google, Inc.
 | |
|  *
 | |
|  * Author: Colin Cross <ccross@android.com>
 | |
|  *         Gary King <gking@nvidia.com>
 | |
|  *
 | |
|  * This program is free software; you can redistribute it and/or modify
 | |
|  * it under the terms of the GNU General Public License as published by
 | |
|  * the Free Software Foundation; either version 2 of the License, or
 | |
|  * (at your option) any later version.
 | |
|  *
 | |
|  * This program is distributed in the hope that it will be useful, but WITHOUT
 | |
|  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 | |
|  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 | |
|  * more details.
 | |
|  *
 | |
|  * You should have received a copy of the GNU General Public License along
 | |
|  * with this program; if not, write to the Free Software Foundation, Inc.,
 | |
|  * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 | |
|  */
 | |
| 
 | |
| #include <linux/linkage.h>
 | |
| 
 | |
| #include <asm/assembler.h>
 | |
| 
 | |
| #include <mach/iomap.h>
 | |
| 
 | |
| #include "flowctrl.h"
 | |
| 
 | |
| #define TEGRA_FLOW_CTRL_VIRT (TEGRA_FLOW_CTRL_BASE - IO_PPSB_PHYS \
 | |
| 					+ IO_PPSB_VIRT)
 | |
| 
 | |
| /* returns the offset of the flow controller halt register for a cpu */
 | |
| .macro cpu_to_halt_reg rd, rcpu
 | |
| 	cmp	\rcpu, #0
 | |
| 	subne	\rd, \rcpu, #1
 | |
| 	movne	\rd, \rd, lsl #3
 | |
| 	addne	\rd, \rd, #0x14
 | |
| 	moveq	\rd, #0
 | |
| .endm
 | |
| 
 | |
| /* returns the offset of the flow controller csr register for a cpu */
 | |
| .macro cpu_to_csr_reg rd, rcpu
 | |
| 	cmp	\rcpu, #0
 | |
| 	subne	\rd, \rcpu, #1
 | |
| 	movne	\rd, \rd, lsl #3
 | |
| 	addne	\rd, \rd, #0x18
 | |
| 	moveq	\rd, #8
 | |
| .endm
 | |
| 
 | |
| /* returns the ID of the current processor */
 | |
| .macro cpu_id, rd
 | |
| 	mrc	p15, 0, \rd, c0, c0, 5
 | |
| 	and	\rd, \rd, #0xF
 | |
| .endm
 | |
| 
 | |
| /* loads a 32-bit value into a register without a data access */
 | |
| .macro mov32, reg, val
 | |
| 	movw	\reg, #:lower16:\val
 | |
| 	movt	\reg, #:upper16:\val
 | |
| .endm
 |