This patch moves the single step enable code used by kprobe to a generic routine header so that, it can be re-used by other code, in this case, uprobes. No functional changes. Signed-off-by: Suzuki K. Poulose <suzuki@in.ibm.com> Cc: Ananth N Mavinakaynahalli <ananth@in.ibm.com> Cc: Kumar Gala <galak@kernel.crashing.org> Cc: linuxppc-dev@ozlabs.org Acked-by: Ananth N Mavinakayanahalli <ananth@in.ibm.com> Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
		
			
				
	
	
		
			67 lines
		
	
	
	
		
			2.1 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			67 lines
		
	
	
	
		
			2.1 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
#ifndef _ASM_POWERPC_PROBES_H
 | 
						|
#define _ASM_POWERPC_PROBES_H
 | 
						|
#ifdef __KERNEL__
 | 
						|
/*
 | 
						|
 * Definitions common to probes files
 | 
						|
 *
 | 
						|
 * This program is free software; you can redistribute it and/or modify
 | 
						|
 * it under the terms of the GNU General Public License as published by
 | 
						|
 * the Free Software Foundation; either version 2 of the License, or
 | 
						|
 * (at your option) any later version.
 | 
						|
 *
 | 
						|
 * This program is distributed in the hope that it will be useful,
 | 
						|
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 | 
						|
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 | 
						|
 * GNU General Public License for more details.
 | 
						|
 *
 | 
						|
 * You should have received a copy of the GNU General Public License
 | 
						|
 * along with this program; if not, write to the Free Software
 | 
						|
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 | 
						|
 *
 | 
						|
 * Copyright IBM Corporation, 2012
 | 
						|
 */
 | 
						|
#include <linux/types.h>
 | 
						|
 | 
						|
typedef u32 ppc_opcode_t;
 | 
						|
#define BREAKPOINT_INSTRUCTION	0x7fe00008	/* trap */
 | 
						|
 | 
						|
/* Trap definitions per ISA */
 | 
						|
#define IS_TW(instr)		(((instr) & 0xfc0007fe) == 0x7c000008)
 | 
						|
#define IS_TD(instr)		(((instr) & 0xfc0007fe) == 0x7c000088)
 | 
						|
#define IS_TDI(instr)		(((instr) & 0xfc000000) == 0x08000000)
 | 
						|
#define IS_TWI(instr)		(((instr) & 0xfc000000) == 0x0c000000)
 | 
						|
 | 
						|
#ifdef CONFIG_PPC64
 | 
						|
#define is_trap(instr)		(IS_TW(instr) || IS_TD(instr) || \
 | 
						|
				IS_TWI(instr) || IS_TDI(instr))
 | 
						|
#else
 | 
						|
#define is_trap(instr)		(IS_TW(instr) || IS_TWI(instr))
 | 
						|
#endif /* CONFIG_PPC64 */
 | 
						|
 | 
						|
#ifdef CONFIG_PPC_ADV_DEBUG_REGS
 | 
						|
#define MSR_SINGLESTEP	(MSR_DE)
 | 
						|
#else
 | 
						|
#define MSR_SINGLESTEP	(MSR_SE)
 | 
						|
#endif
 | 
						|
 | 
						|
/* Enable single stepping for the current task */
 | 
						|
static inline void enable_single_step(struct pt_regs *regs)
 | 
						|
{
 | 
						|
	regs->msr |= MSR_SINGLESTEP;
 | 
						|
#ifdef CONFIG_PPC_ADV_DEBUG_REGS
 | 
						|
	/*
 | 
						|
	 * We turn off Critical Input Exception(CE) to ensure that the single
 | 
						|
	 * step will be for the instruction we have the probe on; if we don't,
 | 
						|
	 * it is possible we'd get the single step reported for CE.
 | 
						|
	 */
 | 
						|
	regs->msr &= ~MSR_CE;
 | 
						|
	mtspr(SPRN_DBCR0, mfspr(SPRN_DBCR0) | DBCR0_IC | DBCR0_IDM);
 | 
						|
#ifdef CONFIG_PPC_47x
 | 
						|
	isync();
 | 
						|
#endif
 | 
						|
#endif
 | 
						|
}
 | 
						|
 | 
						|
 | 
						|
#endif /* __KERNEL__ */
 | 
						|
#endif	/* _ASM_POWERPC_PROBES_H */
 |