 43ebacd00a
			
		
	
	
	43ebacd00a
	
	
	
		
			
			Convert sh3 SoCs to use sh_clk_ops. Signed-off-by: Magnus Damm <damm@opensource.se> Signed-off-by: Rafael J. Wysocki <rjw@sisk.pl>
		
			
				
	
	
		
			84 lines
		
	
	
	
		
			2 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			84 lines
		
	
	
	
		
			2 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * arch/sh/kernel/cpu/sh3/clock-sh7706.c
 | |
|  *
 | |
|  * SH7706 support for the clock framework
 | |
|  *
 | |
|  *  Copyright (C) 2006  Takashi YOSHII
 | |
|  *
 | |
|  * Based on arch/sh/kernel/cpu/sh3/clock-sh7709.c
 | |
|  *  Copyright (C) 2005  Andriy Skulysh
 | |
|  *
 | |
|  * This file is subject to the terms and conditions of the GNU General Public
 | |
|  * License.  See the file "COPYING" in the main directory of this archive
 | |
|  * for more details.
 | |
|  */
 | |
| #include <linux/init.h>
 | |
| #include <linux/kernel.h>
 | |
| #include <asm/clock.h>
 | |
| #include <asm/freq.h>
 | |
| #include <asm/io.h>
 | |
| 
 | |
| static int stc_multipliers[] = { 1, 2, 4, 1, 3, 6, 1, 1 };
 | |
| static int ifc_divisors[]    = { 1, 2, 4, 1, 3, 1, 1, 1 };
 | |
| static int pfc_divisors[]    = { 1, 2, 4, 1, 3, 6, 1, 1 };
 | |
| 
 | |
| static void master_clk_init(struct clk *clk)
 | |
| {
 | |
| 	int frqcr = __raw_readw(FRQCR);
 | |
| 	int idx = ((frqcr & 0x2000) >> 11) | (frqcr & 0x0003);
 | |
| 
 | |
| 	clk->rate *= pfc_divisors[idx];
 | |
| }
 | |
| 
 | |
| static struct sh_clk_ops sh7706_master_clk_ops = {
 | |
| 	.init		= master_clk_init,
 | |
| };
 | |
| 
 | |
| static unsigned long module_clk_recalc(struct clk *clk)
 | |
| {
 | |
| 	int frqcr = __raw_readw(FRQCR);
 | |
| 	int idx = ((frqcr & 0x2000) >> 11) | (frqcr & 0x0003);
 | |
| 
 | |
| 	return clk->parent->rate / pfc_divisors[idx];
 | |
| }
 | |
| 
 | |
| static struct sh_clk_ops sh7706_module_clk_ops = {
 | |
| 	.recalc		= module_clk_recalc,
 | |
| };
 | |
| 
 | |
| static unsigned long bus_clk_recalc(struct clk *clk)
 | |
| {
 | |
| 	int frqcr = __raw_readw(FRQCR);
 | |
| 	int idx = ((frqcr & 0x8000) >> 13) | ((frqcr & 0x0030) >> 4);
 | |
| 
 | |
| 	return clk->parent->rate / stc_multipliers[idx];
 | |
| }
 | |
| 
 | |
| static struct sh_clk_ops sh7706_bus_clk_ops = {
 | |
| 	.recalc		= bus_clk_recalc,
 | |
| };
 | |
| 
 | |
| static unsigned long cpu_clk_recalc(struct clk *clk)
 | |
| {
 | |
| 	int frqcr = __raw_readw(FRQCR);
 | |
| 	int idx = ((frqcr & 0x4000) >> 12) | ((frqcr & 0x000c) >> 2);
 | |
| 
 | |
| 	return clk->parent->rate / ifc_divisors[idx];
 | |
| }
 | |
| 
 | |
| static struct sh_clk_ops sh7706_cpu_clk_ops = {
 | |
| 	.recalc		= cpu_clk_recalc,
 | |
| };
 | |
| 
 | |
| static struct sh_clk_ops *sh7706_clk_ops[] = {
 | |
| 	&sh7706_master_clk_ops,
 | |
| 	&sh7706_module_clk_ops,
 | |
| 	&sh7706_bus_clk_ops,
 | |
| 	&sh7706_cpu_clk_ops,
 | |
| };
 | |
| 
 | |
| void __init arch_init_clk_ops(struct sh_clk_ops **ops, int idx)
 | |
| {
 | |
| 	if (idx < ARRAY_SIZE(sh7706_clk_ops))
 | |
| 		*ops = sh7706_clk_ops[idx];
 | |
| }
 |