 8635233ca5
			
		
	
	
	8635233ca5
	
	
	
		
			
			Define a generic MIPS_GIC_IRQ_BASE which should be suitable for all current boards in <mach-generic/irq.h>. Signed-off-by: Andrew Bresticker <abrestic@chromium.org> Reviewed-by: Qais Yousef <qais.yousef@imgtec.com> Tested-by: Qais Yousef <qais.yousef@imgtec.com> Cc: Thomas Gleixner <tglx@linutronix.de> Cc: Jason Cooper <jason@lakedaemon.net> Cc: Jeffrey Deans <jeffrey.deans@imgtec.com> Cc: Markos Chandras <markos.chandras@imgtec.com> Cc: Paul Burton <paul.burton@imgtec.com> Cc: Jonas Gorski <jogo@openwrt.org> Cc: John Crispin <blogic@openwrt.org> Cc: David Daney <ddaney.cavm@gmail.com> Cc: linux-mips@linux-mips.org Cc: linux-kernel@vger.kernel.org Patchwork: https://patchwork.linux-mips.org/patch/7808/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
		
			
				
	
	
		
			45 lines
		
	
	
	
		
			902 B
			
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			45 lines
		
	
	
	
		
			902 B
			
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * This file is subject to the terms and conditions of the GNU General Public
 | |
|  * License.  See the file "COPYING" in the main directory of this archive
 | |
|  * for more details.
 | |
|  *
 | |
|  * Copyright (C) 2003 by Ralf Baechle
 | |
|  */
 | |
| #ifndef __ASM_MACH_GENERIC_IRQ_H
 | |
| #define __ASM_MACH_GENERIC_IRQ_H
 | |
| 
 | |
| #ifndef NR_IRQS
 | |
| #define NR_IRQS 128
 | |
| #endif
 | |
| 
 | |
| #ifdef CONFIG_I8259
 | |
| #ifndef I8259A_IRQ_BASE
 | |
| #define I8259A_IRQ_BASE 0
 | |
| #endif
 | |
| #endif
 | |
| 
 | |
| #ifdef CONFIG_IRQ_CPU
 | |
| 
 | |
| #ifndef MIPS_CPU_IRQ_BASE
 | |
| #ifdef CONFIG_I8259
 | |
| #define MIPS_CPU_IRQ_BASE 16
 | |
| #else
 | |
| #define MIPS_CPU_IRQ_BASE 0
 | |
| #endif /* CONFIG_I8259 */
 | |
| #endif
 | |
| 
 | |
| #ifdef CONFIG_IRQ_CPU_RM7K
 | |
| #ifndef RM7K_CPU_IRQ_BASE
 | |
| #define RM7K_CPU_IRQ_BASE (MIPS_CPU_IRQ_BASE+8)
 | |
| #endif
 | |
| #endif
 | |
| 
 | |
| #endif /* CONFIG_IRQ_CPU */
 | |
| 
 | |
| #ifdef CONFIG_MIPS_GIC
 | |
| #ifndef MIPS_GIC_IRQ_BASE
 | |
| #define MIPS_GIC_IRQ_BASE (MIPS_CPU_IRQ_BASE + 8)
 | |
| #endif
 | |
| #endif /* CONFIG_MIPS_GIC */
 | |
| 
 | |
| #endif /* __ASM_MACH_GENERIC_IRQ_H */
 |