Bill Gatliff & David Brownell pointed out we were missing some copyrights, and licensing terms in some of the files in ./arch/blackfin, so this fixes things, and cleans them up. It also removes: - verbose GPL text(refer to the top level ./COPYING file) - file names (you are looking at the file) - bug url (it's in the ./MAINTAINERS file) - "or later" on GPL-2, when we did not have that right It also allows some Blackfin-specific assembly files to be under a BSD like license (for people to use them outside of Linux). Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
		
			
				
	
	
		
			44 lines
		
	
	
	
		
			1.5 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			44 lines
		
	
	
	
		
			1.5 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * Set up the interrupt priorities
 | 
						|
 *
 | 
						|
 * Copyright 2005-2009 Analog Devices Inc.
 | 
						|
 *
 | 
						|
 * Licensed under the GPL-2 or later.
 | 
						|
 */
 | 
						|
 | 
						|
#include <linux/module.h>
 | 
						|
#include <linux/irq.h>
 | 
						|
#include <asm/blackfin.h>
 | 
						|
 | 
						|
void __init program_IAR(void)
 | 
						|
{
 | 
						|
	/* Program the IAR0 Register with the configured priority */
 | 
						|
	bfin_write_SIC_IAR0(((CONFIG_PLLWAKE_ERROR - 7) << PLLWAKE_ERROR_POS) |
 | 
						|
			    ((CONFIG_DMA_ERROR - 7) << DMA_ERROR_POS) |
 | 
						|
			    ((CONFIG_PPI_ERROR - 7) << PPI_ERROR_POS) |
 | 
						|
			    ((CONFIG_SPORT0_ERROR - 7) << SPORT0_ERROR_POS) |
 | 
						|
			    ((CONFIG_SPI_ERROR - 7) << SPI_ERROR_POS) |
 | 
						|
			    ((CONFIG_SPORT1_ERROR - 7) << SPORT1_ERROR_POS) |
 | 
						|
			    ((CONFIG_UART_ERROR - 7) << UART_ERROR_POS) |
 | 
						|
			    ((CONFIG_RTC_ERROR - 7) << RTC_ERROR_POS));
 | 
						|
 | 
						|
	bfin_write_SIC_IAR1(((CONFIG_DMA0_PPI - 7) << DMA0_PPI_POS) |
 | 
						|
			    ((CONFIG_DMA1_SPORT0RX - 7) << DMA1_SPORT0RX_POS) |
 | 
						|
			    ((CONFIG_DMA2_SPORT0TX - 7) << DMA2_SPORT0TX_POS) |
 | 
						|
			    ((CONFIG_DMA3_SPORT1RX - 7) << DMA3_SPORT1RX_POS) |
 | 
						|
			    ((CONFIG_DMA4_SPORT1TX - 7) << DMA4_SPORT1TX_POS) |
 | 
						|
			    ((CONFIG_DMA5_SPI - 7) << DMA5_SPI_POS) |
 | 
						|
			    ((CONFIG_DMA6_UARTRX - 7) << DMA6_UARTRX_POS) |
 | 
						|
			    ((CONFIG_DMA7_UARTTX - 7) << DMA7_UARTTX_POS));
 | 
						|
 | 
						|
	bfin_write_SIC_IAR2(((CONFIG_TIMER0 - 7) << TIMER0_POS) |
 | 
						|
			    ((CONFIG_TIMER1 - 7) << TIMER1_POS) |
 | 
						|
			    ((CONFIG_TIMER2 - 7) << TIMER2_POS) |
 | 
						|
			    ((CONFIG_PFA - 7) << PFA_POS) |
 | 
						|
			    ((CONFIG_PFB - 7) << PFB_POS) |
 | 
						|
			    ((CONFIG_MEMDMA0 - 7) << MEMDMA0_POS) |
 | 
						|
			    ((CONFIG_MEMDMA1 - 7) << MEMDMA1_POS) |
 | 
						|
			    ((CONFIG_WDTIMER - 7) << WDTIMER_POS));
 | 
						|
 | 
						|
	SSYNC();
 | 
						|
}
 |