368dd5acd1
Implement the Panasonic MN10300 AM34 CPU subarch and implement SMP support for MN10300. Also implement support for the MN2WS0060 processor and the ASB2364 evaluation board which are AM34 based. Signed-off-by: Akira Takeuchi <takeuchi.akr@jp.panasonic.com> Signed-off-by: Kiyoshi Owada <owada.kiyoshi@jp.panasonic.com> Signed-off-by: David Howells <dhowells@redhat.com>
49 lines
1.1 KiB
C
49 lines
1.1 KiB
C
/* MN2WS0050 on-board interrupt controller registers
|
|
*
|
|
* Copyright (C) 2002 Red Hat, Inc. All Rights Reserved.
|
|
* Written by David Howells (dhowells@redhat.com)
|
|
*
|
|
* Modified by Matsushita Electric Industrial Co., Ltd.
|
|
* Modifications:
|
|
* 13-Nov-2006 MEI Define extended IRQ number for SMP support.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version
|
|
* 2 of the License, or (at your option) any later version.
|
|
*/
|
|
|
|
#ifndef _PROC_IRQ_H
|
|
#define _PROC_IRQ_H
|
|
|
|
#ifdef __KERNEL__
|
|
|
|
#define GxICR_NUM_IRQS 163
|
|
#ifdef CONFIG_SMP
|
|
#define GxICR_NUM_EXT_IRQS 197
|
|
#endif /* CONFIG_SMP */
|
|
|
|
#define GxICR_NUM_XIRQS 16
|
|
|
|
#define XIRQ0 34
|
|
#define XIRQ1 35
|
|
#define XIRQ2 36
|
|
#define XIRQ3 37
|
|
#define XIRQ4 38
|
|
#define XIRQ5 39
|
|
#define XIRQ6 40
|
|
#define XIRQ7 41
|
|
#define XIRQ8 42
|
|
#define XIRQ9 43
|
|
#define XIRQ10 44
|
|
#define XIRQ11 45
|
|
#define XIRQ12 46
|
|
#define XIRQ13 47
|
|
#define XIRQ14 48
|
|
#define XIRQ15 49
|
|
|
|
#define XIRQ2IRQ(num) (XIRQ0 + num)
|
|
|
|
#endif /* __KERNEL__ */
|
|
|
|
#endif /* _PROC_IRQ_H */
|