 152ebb44ef
			
		
	
	
	152ebb44ef
	
	
	
		
			
			Loongson-3 is a multi-core MIPS family CPU, it support MIPS64R2 fully.
Loongson-3 has the same IMP field (0x6300) as Loongson-2.
Loongson-3 has a hardware-maintained cache, system software doesn't
need to maintain coherency.
Loongson-3A is the first revision of Loongson-3, and it is the quad-
core version of Loongson-2G. Loongson-3A has a simplified version named
Loongson-2Gq, the main difference between Loongson-3A/2Gq is 3A has two
HyperTransport controller but 2Gq has only one. HT0 is used for cross-
chip interconnection and HT1 is used to link PCI bus. Therefore, 2Gq
cannot support NUMA but 3A can. For software, Loongson-2Gq is simply
identified as Loongson-3A.
Exsisting Loongson family CPUs:
Loongson-1: Loongson-1A, Loongson-1B, they are 32-bit MIPS CPUs.
Loongson-2: Loongson-2E, Loongson-2F, Loongson-2G, they are 64-bit
            single-core MIPS CPUs.
Loongson-3: Loongson-3A(including so-called Loongson-2Gq), they are
            64-bit multi-core MIPS CPUs.
Signed-off-by: Huacai Chen <chenhc@lemote.com>
Signed-off-by: Hongliang Tao <taohl@lemote.com>
Signed-off-by: Hua Yan <yanh@lemote.com>
Tested-by: Alex Smith <alex.smith@imgtec.com>
Reviewed-by: Alex Smith <alex.smith@imgtec.com>
Cc: John Crispin <john@phrozen.org>
Cc: Steven J. Hill <Steven.Hill@imgtec.com>
Cc: Aurelien Jarno <aurelien@aurel32.net>
Cc: linux-mips@linux-mips.org
Cc: Fuxin Zhang <zhangfx@lemote.com>
Cc: Zhangjin Wu <wuzhangjin@gmail.com>
Patchwork: https://patchwork.linux-mips.org/patch/6629/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
		
	
			
		
			
				
	
	
		
			156 lines
		
	
	
	
		
			4.4 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			156 lines
		
	
	
	
		
			4.4 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
| #ifndef _ASM_MODULE_H
 | |
| #define _ASM_MODULE_H
 | |
| 
 | |
| #include <linux/list.h>
 | |
| #include <linux/elf.h>
 | |
| #include <asm/uaccess.h>
 | |
| 
 | |
| struct mod_arch_specific {
 | |
| 	/* Data Bus Error exception tables */
 | |
| 	struct list_head dbe_list;
 | |
| 	const struct exception_table_entry *dbe_start;
 | |
| 	const struct exception_table_entry *dbe_end;
 | |
| 	struct mips_hi16 *r_mips_hi16_list;
 | |
| };
 | |
| 
 | |
| typedef uint8_t Elf64_Byte;		/* Type for a 8-bit quantity.  */
 | |
| 
 | |
| typedef struct {
 | |
| 	Elf64_Addr r_offset;			/* Address of relocation.  */
 | |
| 	Elf64_Word r_sym;			/* Symbol index.  */
 | |
| 	Elf64_Byte r_ssym;			/* Special symbol.  */
 | |
| 	Elf64_Byte r_type3;			/* Third relocation.  */
 | |
| 	Elf64_Byte r_type2;			/* Second relocation.  */
 | |
| 	Elf64_Byte r_type;			/* First relocation.  */
 | |
| } Elf64_Mips_Rel;
 | |
| 
 | |
| typedef struct {
 | |
| 	Elf64_Addr r_offset;			/* Address of relocation.  */
 | |
| 	Elf64_Word r_sym;			/* Symbol index.  */
 | |
| 	Elf64_Byte r_ssym;			/* Special symbol.  */
 | |
| 	Elf64_Byte r_type3;			/* Third relocation.  */
 | |
| 	Elf64_Byte r_type2;			/* Second relocation.  */
 | |
| 	Elf64_Byte r_type;			/* First relocation.  */
 | |
| 	Elf64_Sxword r_addend;			/* Addend.  */
 | |
| } Elf64_Mips_Rela;
 | |
| 
 | |
| #ifdef CONFIG_32BIT
 | |
| #define Elf_Shdr	Elf32_Shdr
 | |
| #define Elf_Sym		Elf32_Sym
 | |
| #define Elf_Ehdr	Elf32_Ehdr
 | |
| #define Elf_Addr	Elf32_Addr
 | |
| #define Elf_Rel		Elf32_Rel
 | |
| #define Elf_Rela	Elf32_Rela
 | |
| #define ELF_R_TYPE(X)	ELF32_R_TYPE(X)
 | |
| #define ELF_R_SYM(X)	ELF32_R_SYM(X)
 | |
| 
 | |
| #define Elf_Mips_Rel	Elf32_Rel
 | |
| #define Elf_Mips_Rela	Elf32_Rela
 | |
| 
 | |
| #define ELF_MIPS_R_SYM(rel) ELF32_R_SYM(rel.r_info)
 | |
| #define ELF_MIPS_R_TYPE(rel) ELF32_R_TYPE(rel.r_info)
 | |
| 
 | |
| #endif
 | |
| 
 | |
| #ifdef CONFIG_64BIT
 | |
| #define Elf_Shdr	Elf64_Shdr
 | |
| #define Elf_Sym		Elf64_Sym
 | |
| #define Elf_Ehdr	Elf64_Ehdr
 | |
| #define Elf_Addr	Elf64_Addr
 | |
| #define Elf_Rel		Elf64_Rel
 | |
| #define Elf_Rela	Elf64_Rela
 | |
| #define ELF_R_TYPE(X)	ELF64_R_TYPE(X)
 | |
| #define ELF_R_SYM(X)	ELF64_R_SYM(X)
 | |
| 
 | |
| #define Elf_Mips_Rel	Elf64_Mips_Rel
 | |
| #define Elf_Mips_Rela	Elf64_Mips_Rela
 | |
| 
 | |
| #define ELF_MIPS_R_SYM(rel) (rel.r_sym)
 | |
| #define ELF_MIPS_R_TYPE(rel) (rel.r_type)
 | |
| 
 | |
| #endif
 | |
| 
 | |
| #ifdef CONFIG_MODULES
 | |
| /* Given an address, look for it in the exception tables. */
 | |
| const struct exception_table_entry*search_module_dbetables(unsigned long addr);
 | |
| #else
 | |
| /* Given an address, look for it in the exception tables. */
 | |
| static inline const struct exception_table_entry *
 | |
| search_module_dbetables(unsigned long addr)
 | |
| {
 | |
| 	return NULL;
 | |
| }
 | |
| #endif
 | |
| 
 | |
| #ifdef CONFIG_CPU_BMIPS
 | |
| #define MODULE_PROC_FAMILY "BMIPS "
 | |
| #elif defined CONFIG_CPU_MIPS32_R1
 | |
| #define MODULE_PROC_FAMILY "MIPS32_R1 "
 | |
| #elif defined CONFIG_CPU_MIPS32_R2
 | |
| #define MODULE_PROC_FAMILY "MIPS32_R2 "
 | |
| #elif defined CONFIG_CPU_MIPS64_R1
 | |
| #define MODULE_PROC_FAMILY "MIPS64_R1 "
 | |
| #elif defined CONFIG_CPU_MIPS64_R2
 | |
| #define MODULE_PROC_FAMILY "MIPS64_R2 "
 | |
| #elif defined CONFIG_CPU_R3000
 | |
| #define MODULE_PROC_FAMILY "R3000 "
 | |
| #elif defined CONFIG_CPU_TX39XX
 | |
| #define MODULE_PROC_FAMILY "TX39XX "
 | |
| #elif defined CONFIG_CPU_VR41XX
 | |
| #define MODULE_PROC_FAMILY "VR41XX "
 | |
| #elif defined CONFIG_CPU_R4300
 | |
| #define MODULE_PROC_FAMILY "R4300 "
 | |
| #elif defined CONFIG_CPU_R4X00
 | |
| #define MODULE_PROC_FAMILY "R4X00 "
 | |
| #elif defined CONFIG_CPU_TX49XX
 | |
| #define MODULE_PROC_FAMILY "TX49XX "
 | |
| #elif defined CONFIG_CPU_R5000
 | |
| #define MODULE_PROC_FAMILY "R5000 "
 | |
| #elif defined CONFIG_CPU_R5432
 | |
| #define MODULE_PROC_FAMILY "R5432 "
 | |
| #elif defined CONFIG_CPU_R5500
 | |
| #define MODULE_PROC_FAMILY "R5500 "
 | |
| #elif defined CONFIG_CPU_R6000
 | |
| #define MODULE_PROC_FAMILY "R6000 "
 | |
| #elif defined CONFIG_CPU_NEVADA
 | |
| #define MODULE_PROC_FAMILY "NEVADA "
 | |
| #elif defined CONFIG_CPU_R8000
 | |
| #define MODULE_PROC_FAMILY "R8000 "
 | |
| #elif defined CONFIG_CPU_R10000
 | |
| #define MODULE_PROC_FAMILY "R10000 "
 | |
| #elif defined CONFIG_CPU_RM7000
 | |
| #define MODULE_PROC_FAMILY "RM7000 "
 | |
| #elif defined CONFIG_CPU_SB1
 | |
| #define MODULE_PROC_FAMILY "SB1 "
 | |
| #elif defined CONFIG_CPU_LOONGSON1
 | |
| #define MODULE_PROC_FAMILY "LOONGSON1 "
 | |
| #elif defined CONFIG_CPU_LOONGSON2
 | |
| #define MODULE_PROC_FAMILY "LOONGSON2 "
 | |
| #elif defined CONFIG_CPU_LOONGSON3
 | |
| #define MODULE_PROC_FAMILY "LOONGSON3 "
 | |
| #elif defined CONFIG_CPU_CAVIUM_OCTEON
 | |
| #define MODULE_PROC_FAMILY "OCTEON "
 | |
| #elif defined CONFIG_CPU_XLR
 | |
| #define MODULE_PROC_FAMILY "XLR "
 | |
| #elif defined CONFIG_CPU_XLP
 | |
| #define MODULE_PROC_FAMILY "XLP "
 | |
| #else
 | |
| #error MODULE_PROC_FAMILY undefined for your processor configuration
 | |
| #endif
 | |
| 
 | |
| #ifdef CONFIG_32BIT
 | |
| #define MODULE_KERNEL_TYPE "32BIT "
 | |
| #elif defined CONFIG_64BIT
 | |
| #define MODULE_KERNEL_TYPE "64BIT "
 | |
| #endif
 | |
| 
 | |
| #ifdef CONFIG_MIPS_MT_SMTC
 | |
| #define MODULE_KERNEL_SMTC "MT_SMTC "
 | |
| #else
 | |
| #define MODULE_KERNEL_SMTC ""
 | |
| #endif
 | |
| 
 | |
| #define MODULE_ARCH_VERMAGIC \
 | |
| 	MODULE_PROC_FAMILY MODULE_KERNEL_TYPE MODULE_KERNEL_SMTC
 | |
| 
 | |
| #endif /* _ASM_MODULE_H */
 |