 396e799c3a
			
		
	
	
	396e799c3a
	
	
	
		
			
			This patch restores the ability to set msglvl through ethtool.
The issue was introduced by:
commit 849c45423c
CC: Joe Perches <joe@perches.com>
Reported-by: Joe Perches <joe@perches.com>
Signed-off-by: Emil Tantilov <emil.s.tantilov@intel.com>
Signed-off-by: Jeff Kirsher <jeffrey.t.kirsher@intel.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
		
	
			
		
			
				
	
	
		
			127 lines
		
	
	
	
		
			5.6 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			127 lines
		
	
	
	
		
			5.6 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
| /*******************************************************************************
 | |
| 
 | |
|   Intel 10 Gigabit PCI Express Linux driver
 | |
|   Copyright(c) 1999 - 2010 Intel Corporation.
 | |
| 
 | |
|   This program is free software; you can redistribute it and/or modify it
 | |
|   under the terms and conditions of the GNU General Public License,
 | |
|   version 2, as published by the Free Software Foundation.
 | |
| 
 | |
|   This program is distributed in the hope it will be useful, but WITHOUT
 | |
|   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 | |
|   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 | |
|   more details.
 | |
| 
 | |
|   You should have received a copy of the GNU General Public License along with
 | |
|   this program; if not, write to the Free Software Foundation, Inc.,
 | |
|   51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
 | |
| 
 | |
|   The full GNU General Public License is included in this distribution in
 | |
|   the file called "COPYING".
 | |
| 
 | |
|   Contact Information:
 | |
|   e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
 | |
|   Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
 | |
| 
 | |
| *******************************************************************************/
 | |
| 
 | |
| #ifndef _IXGBE_COMMON_H_
 | |
| #define _IXGBE_COMMON_H_
 | |
| 
 | |
| #include "ixgbe_type.h"
 | |
| 
 | |
| u32 ixgbe_get_pcie_msix_count_generic(struct ixgbe_hw *hw);
 | |
| s32 ixgbe_init_ops_generic(struct ixgbe_hw *hw);
 | |
| s32 ixgbe_init_hw_generic(struct ixgbe_hw *hw);
 | |
| s32 ixgbe_start_hw_generic(struct ixgbe_hw *hw);
 | |
| s32 ixgbe_clear_hw_cntrs_generic(struct ixgbe_hw *hw);
 | |
| s32 ixgbe_read_pba_num_generic(struct ixgbe_hw *hw, u32 *pba_num);
 | |
| s32 ixgbe_get_mac_addr_generic(struct ixgbe_hw *hw, u8 *mac_addr);
 | |
| s32 ixgbe_get_bus_info_generic(struct ixgbe_hw *hw);
 | |
| void ixgbe_set_lan_id_multi_port_pcie(struct ixgbe_hw *hw);
 | |
| s32 ixgbe_stop_adapter_generic(struct ixgbe_hw *hw);
 | |
| 
 | |
| s32 ixgbe_led_on_generic(struct ixgbe_hw *hw, u32 index);
 | |
| s32 ixgbe_led_off_generic(struct ixgbe_hw *hw, u32 index);
 | |
| 
 | |
| s32 ixgbe_init_eeprom_params_generic(struct ixgbe_hw *hw);
 | |
| s32 ixgbe_write_eeprom_generic(struct ixgbe_hw *hw, u16 offset, u16 data);
 | |
| s32 ixgbe_read_eerd_generic(struct ixgbe_hw *hw, u16 offset, u16 *data);
 | |
| s32 ixgbe_read_eeprom_bit_bang_generic(struct ixgbe_hw *hw, u16 offset,
 | |
|                                        u16 *data);
 | |
| s32 ixgbe_validate_eeprom_checksum_generic(struct ixgbe_hw *hw,
 | |
|                                            u16 *checksum_val);
 | |
| s32 ixgbe_update_eeprom_checksum_generic(struct ixgbe_hw *hw);
 | |
| s32 ixgbe_poll_eerd_eewr_done(struct ixgbe_hw *hw, u32 ee_reg);
 | |
| 
 | |
| s32 ixgbe_set_rar_generic(struct ixgbe_hw *hw, u32 index, u8 *addr, u32 vmdq,
 | |
|                           u32 enable_addr);
 | |
| s32 ixgbe_clear_rar_generic(struct ixgbe_hw *hw, u32 index);
 | |
| s32 ixgbe_init_rx_addrs_generic(struct ixgbe_hw *hw);
 | |
| s32 ixgbe_update_mc_addr_list_generic(struct ixgbe_hw *hw,
 | |
| 				      struct net_device *netdev);
 | |
| s32 ixgbe_update_uc_addr_list_generic(struct ixgbe_hw *hw,
 | |
| 				      struct net_device *netdev);
 | |
| s32 ixgbe_enable_mc_generic(struct ixgbe_hw *hw);
 | |
| s32 ixgbe_disable_mc_generic(struct ixgbe_hw *hw);
 | |
| s32 ixgbe_enable_rx_dma_generic(struct ixgbe_hw *hw, u32 regval);
 | |
| s32 ixgbe_fc_enable_generic(struct ixgbe_hw *hw, s32 packtetbuf_num);
 | |
| s32 ixgbe_fc_autoneg(struct ixgbe_hw *hw);
 | |
| 
 | |
| s32 ixgbe_validate_mac_addr(u8 *mac_addr);
 | |
| s32 ixgbe_acquire_swfw_sync(struct ixgbe_hw *hw, u16 mask);
 | |
| void ixgbe_release_swfw_sync(struct ixgbe_hw *hw, u16 mask);
 | |
| s32 ixgbe_disable_pcie_master(struct ixgbe_hw *hw);
 | |
| s32 ixgbe_get_san_mac_addr_generic(struct ixgbe_hw *hw, u8 *san_mac_addr);
 | |
| s32 ixgbe_set_vmdq_generic(struct ixgbe_hw *hw, u32 rar, u32 vmdq);
 | |
| s32 ixgbe_clear_vmdq_generic(struct ixgbe_hw *hw, u32 rar, u32 vmdq);
 | |
| s32 ixgbe_init_uta_tables_generic(struct ixgbe_hw *hw);
 | |
| s32 ixgbe_set_vfta_generic(struct ixgbe_hw *hw, u32 vlan,
 | |
|                            u32 vind, bool vlan_on);
 | |
| s32 ixgbe_clear_vfta_generic(struct ixgbe_hw *hw);
 | |
| s32 ixgbe_check_mac_link_generic(struct ixgbe_hw *hw,
 | |
|                                  ixgbe_link_speed *speed,
 | |
|                                  bool *link_up, bool link_up_wait_to_complete);
 | |
| 
 | |
| s32 ixgbe_blink_led_start_generic(struct ixgbe_hw *hw, u32 index);
 | |
| s32 ixgbe_blink_led_stop_generic(struct ixgbe_hw *hw, u32 index);
 | |
| 
 | |
| #define IXGBE_WRITE_REG(a, reg, value) writel((value), ((a)->hw_addr + (reg)))
 | |
| 
 | |
| #ifndef writeq
 | |
| #define writeq(val, addr) writel((u32) (val), addr); \
 | |
|     writel((u32) (val >> 32), (addr + 4));
 | |
| #endif
 | |
| 
 | |
| #define IXGBE_WRITE_REG64(a, reg, value) writeq((value), ((a)->hw_addr + (reg)))
 | |
| 
 | |
| #define IXGBE_READ_REG(a, reg) readl((a)->hw_addr + (reg))
 | |
| 
 | |
| #define IXGBE_WRITE_REG_ARRAY(a, reg, offset, value) (\
 | |
|     writel((value), ((a)->hw_addr + (reg) + ((offset) << 2))))
 | |
| 
 | |
| #define IXGBE_READ_REG_ARRAY(a, reg, offset) (\
 | |
|     readl((a)->hw_addr + (reg) + ((offset) << 2)))
 | |
| 
 | |
| #define IXGBE_WRITE_FLUSH(a) IXGBE_READ_REG(a, IXGBE_STATUS)
 | |
| 
 | |
| extern struct net_device *ixgbe_get_hw_dev(struct ixgbe_hw *hw);
 | |
| #define hw_dbg(hw, format, arg...) \
 | |
| 	netdev_dbg(ixgbe_get_hw_dev(hw), format, ##arg)
 | |
| #define e_dev_info(format, arg...) \
 | |
| 	dev_info(&adapter->pdev->dev, format, ## arg)
 | |
| #define e_dev_warn(format, arg...) \
 | |
| 	dev_warn(&adapter->pdev->dev, format, ## arg)
 | |
| #define e_dev_err(format, arg...) \
 | |
| 	dev_err(&adapter->pdev->dev, format, ## arg)
 | |
| #define e_dev_notice(format, arg...) \
 | |
| 	dev_notice(&adapter->pdev->dev, format, ## arg)
 | |
| #define e_info(msglvl, format, arg...) \
 | |
| 	netif_info(adapter, msglvl, adapter->netdev, format, ## arg)
 | |
| #define e_err(msglvl, format, arg...) \
 | |
| 	netif_err(adapter, msglvl, adapter->netdev, format, ## arg)
 | |
| #define e_warn(msglvl, format, arg...) \
 | |
| 	netif_warn(adapter, msglvl, adapter->netdev, format, ## arg)
 | |
| #define e_crit(msglvl, format, arg...) \
 | |
| 	netif_crit(adapter, msglvl, adapter->netdev, format, ## arg)
 | |
| #endif /* IXGBE_COMMON */
 |