b85a3ef4ac
The 1st board support is minimal to get a system up and running on the Xilinx platform. This platform reuses the clock implementation from plat-versatile, and it depends entirely on CONFIG_OF support. There is only one board support file which obtains all device information from a device tree dtb file which is passed to the kernel at boot time. Signed-off-by: John Linn <john.linn@xilinx.com>
32 lines
836 B
C
32 lines
836 B
C
/*
|
|
* arch/arm/mach-zynq/include/mach/clkdev.h
|
|
*
|
|
* Copyright (C) 2011 Xilinx, Inc.
|
|
*
|
|
* This software is licensed under the terms of the GNU General Public
|
|
* License version 2, as published by the Free Software Foundation, and
|
|
* may be copied, distributed, and modified under those terms.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
*/
|
|
|
|
#ifndef __MACH_CLKDEV_H__
|
|
#define __MACH_CLKDEV_H__
|
|
|
|
#include <plat/clock.h>
|
|
|
|
struct clk {
|
|
unsigned long rate;
|
|
const struct clk_ops *ops;
|
|
const struct icst_params *params;
|
|
void __iomem *vcoreg;
|
|
};
|
|
|
|
#define __clk_get(clk) ({ 1; })
|
|
#define __clk_put(clk) do { } while (0)
|
|
|
|
#endif
|