 04511a6fae
			
		
	
	
	04511a6fae
	
	
	
		
			
			Commit 4a858cfc9a (arm: convert sysdev_class to a regular subsystem)
converted the samsung sysdevs into subsys_interface instances.
While the original add-function only had a (struct sys_device *)
parameter, the dev_add from subsys_interface needs
	(struct device *, struct subsys_interface *)
leading to "initialized from incompatible pointer type" warnings.
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Cc: Greg Kroah-Hartman <gregkh@suse.de>
Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
		
	
			
		
			
				
	
	
		
			197 lines
		
	
	
	
		
			4.8 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			197 lines
		
	
	
	
		
			4.8 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
| /* linux/arch/arm/mach-s3c2440/dma.c
 | |
|  *
 | |
|  * Copyright (c) 2006 Simtec Electronics
 | |
|  *	Ben Dooks <ben@simtec.co.uk>
 | |
|  *
 | |
|  * S3C2440 DMA selection
 | |
|  *
 | |
|  * http://armlinux.simtec.co.uk/
 | |
|  *
 | |
|  * This program is free software; you can redistribute it and/or modify
 | |
|  * it under the terms of the GNU General Public License version 2 as
 | |
|  * published by the Free Software Foundation.
 | |
| */
 | |
| 
 | |
| #include <linux/kernel.h>
 | |
| #include <linux/init.h>
 | |
| #include <linux/device.h>
 | |
| #include <linux/serial_core.h>
 | |
| 
 | |
| #include <mach/map.h>
 | |
| #include <mach/dma.h>
 | |
| 
 | |
| #include <plat/dma-s3c24xx.h>
 | |
| #include <plat/cpu.h>
 | |
| 
 | |
| #include <plat/regs-serial.h>
 | |
| #include <mach/regs-gpio.h>
 | |
| #include <plat/regs-ac97.h>
 | |
| #include <plat/regs-dma.h>
 | |
| #include <mach/regs-mem.h>
 | |
| #include <mach/regs-lcd.h>
 | |
| #include <mach/regs-sdi.h>
 | |
| #include <plat/regs-iis.h>
 | |
| #include <plat/regs-spi.h>
 | |
| 
 | |
| static struct s3c24xx_dma_map __initdata s3c2440_dma_mappings[] = {
 | |
| 	[DMACH_XD0] = {
 | |
| 		.name		= "xdreq0",
 | |
| 		.channels[0]	= S3C2410_DCON_CH0_XDREQ0 | DMA_CH_VALID,
 | |
| 	},
 | |
| 	[DMACH_XD1] = {
 | |
| 		.name		= "xdreq1",
 | |
| 		.channels[1]	= S3C2410_DCON_CH1_XDREQ1 | DMA_CH_VALID,
 | |
| 	},
 | |
| 	[DMACH_SDI] = {
 | |
| 		.name		= "sdi",
 | |
| 		.channels[0]	= S3C2410_DCON_CH0_SDI | DMA_CH_VALID,
 | |
| 		.channels[1]	= S3C2440_DCON_CH1_SDI | DMA_CH_VALID,
 | |
| 		.channels[2]	= S3C2410_DCON_CH2_SDI | DMA_CH_VALID,
 | |
| 		.channels[3]	= S3C2410_DCON_CH3_SDI | DMA_CH_VALID,
 | |
| 	},
 | |
| 	[DMACH_SPI0] = {
 | |
| 		.name		= "spi0",
 | |
| 		.channels[1]	= S3C2410_DCON_CH1_SPI | DMA_CH_VALID,
 | |
| 	},
 | |
| 	[DMACH_SPI1] = {
 | |
| 		.name		= "spi1",
 | |
| 		.channels[3]	= S3C2410_DCON_CH3_SPI | DMA_CH_VALID,
 | |
| 	},
 | |
| 	[DMACH_UART0] = {
 | |
| 		.name		= "uart0",
 | |
| 		.channels[0]	= S3C2410_DCON_CH0_UART0 | DMA_CH_VALID,
 | |
| 	},
 | |
| 	[DMACH_UART1] = {
 | |
| 		.name		= "uart1",
 | |
| 		.channels[1]	= S3C2410_DCON_CH1_UART1 | DMA_CH_VALID,
 | |
| 	},
 | |
|       	[DMACH_UART2] = {
 | |
| 		.name		= "uart2",
 | |
| 		.channels[3]	= S3C2410_DCON_CH3_UART2 | DMA_CH_VALID,
 | |
| 	},
 | |
| 	[DMACH_TIMER] = {
 | |
| 		.name		= "timer",
 | |
| 		.channels[0]	= S3C2410_DCON_CH0_TIMER | DMA_CH_VALID,
 | |
| 		.channels[2]	= S3C2410_DCON_CH2_TIMER | DMA_CH_VALID,
 | |
| 		.channels[3]	= S3C2410_DCON_CH3_TIMER | DMA_CH_VALID,
 | |
| 	},
 | |
| 	[DMACH_I2S_IN] = {
 | |
| 		.name		= "i2s-sdi",
 | |
| 		.channels[1]	= S3C2410_DCON_CH1_I2SSDI | DMA_CH_VALID,
 | |
| 		.channels[2]	= S3C2410_DCON_CH2_I2SSDI | DMA_CH_VALID,
 | |
| 	},
 | |
| 	[DMACH_I2S_OUT] = {
 | |
| 		.name		= "i2s-sdo",
 | |
| 		.channels[0]	= S3C2440_DCON_CH0_I2SSDO | DMA_CH_VALID,
 | |
| 		.channels[2]	= S3C2410_DCON_CH2_I2SSDO | DMA_CH_VALID,
 | |
| 	},
 | |
| 	[DMACH_PCM_IN] = {
 | |
| 		.name		= "pcm-in",
 | |
| 		.channels[0]	= S3C2440_DCON_CH0_PCMIN | DMA_CH_VALID,
 | |
| 		.channels[2]	= S3C2440_DCON_CH2_PCMIN | DMA_CH_VALID,
 | |
| 	},
 | |
| 	[DMACH_PCM_OUT] = {
 | |
| 		.name		= "pcm-out",
 | |
| 		.channels[1]	= S3C2440_DCON_CH1_PCMOUT | DMA_CH_VALID,
 | |
| 		.channels[3]	= S3C2440_DCON_CH3_PCMOUT | DMA_CH_VALID,
 | |
| 	},
 | |
| 	[DMACH_MIC_IN] = {
 | |
| 		.name		= "mic-in",
 | |
| 		.channels[2]	= S3C2440_DCON_CH2_MICIN | DMA_CH_VALID,
 | |
| 		.channels[3]	= S3C2440_DCON_CH3_MICIN | DMA_CH_VALID,
 | |
| 	},
 | |
| 	[DMACH_USB_EP1] = {
 | |
| 		.name		= "usb-ep1",
 | |
| 		.channels[0]	= S3C2410_DCON_CH0_USBEP1 | DMA_CH_VALID,
 | |
| 	},
 | |
| 	[DMACH_USB_EP2] = {
 | |
| 		.name		= "usb-ep2",
 | |
| 		.channels[1]	= S3C2410_DCON_CH1_USBEP2 | DMA_CH_VALID,
 | |
| 	},
 | |
| 	[DMACH_USB_EP3] = {
 | |
| 		.name		= "usb-ep3",
 | |
| 		.channels[2]	= S3C2410_DCON_CH2_USBEP3 | DMA_CH_VALID,
 | |
| 	},
 | |
| 	[DMACH_USB_EP4] = {
 | |
| 		.name		= "usb-ep4",
 | |
| 		.channels[3]	= S3C2410_DCON_CH3_USBEP4 | DMA_CH_VALID,
 | |
| 	},
 | |
| };
 | |
| 
 | |
| static void s3c2440_dma_select(struct s3c2410_dma_chan *chan,
 | |
| 			       struct s3c24xx_dma_map *map)
 | |
| {
 | |
| 	chan->dcon = map->channels[chan->number] & ~DMA_CH_VALID;
 | |
| }
 | |
| 
 | |
| static struct s3c24xx_dma_selection __initdata s3c2440_dma_sel = {
 | |
| 	.select		= s3c2440_dma_select,
 | |
| 	.dcon_mask	= 7 << 24,
 | |
| 	.map		= s3c2440_dma_mappings,
 | |
| 	.map_size	= ARRAY_SIZE(s3c2440_dma_mappings),
 | |
| };
 | |
| 
 | |
| static struct s3c24xx_dma_order __initdata s3c2440_dma_order = {
 | |
| 	.channels	= {
 | |
| 		[DMACH_SDI]	= {
 | |
| 			.list	= {
 | |
| 				[0]	= 3 | DMA_CH_VALID,
 | |
| 				[1]	= 2 | DMA_CH_VALID,
 | |
| 				[2]	= 1 | DMA_CH_VALID,
 | |
| 				[3]	= 0 | DMA_CH_VALID,
 | |
| 			},
 | |
| 		},
 | |
| 		[DMACH_I2S_IN]	= {
 | |
| 			.list	= {
 | |
| 				[0]	= 1 | DMA_CH_VALID,
 | |
| 				[1]	= 2 | DMA_CH_VALID,
 | |
| 			},
 | |
| 		},
 | |
| 		[DMACH_I2S_OUT]	= {
 | |
| 			.list	= {
 | |
| 				[0]	= 2 | DMA_CH_VALID,
 | |
| 				[1]	= 1 | DMA_CH_VALID,
 | |
| 			},
 | |
| 		},
 | |
| 		[DMACH_PCM_IN] = {
 | |
| 			.list	= {
 | |
| 				[0]	= 2 | DMA_CH_VALID,
 | |
| 				[1]	= 1 | DMA_CH_VALID,
 | |
| 			},
 | |
| 		},
 | |
| 		[DMACH_PCM_OUT] = {
 | |
| 			.list	= {
 | |
| 				[0]	= 1 | DMA_CH_VALID,
 | |
| 				[1]	= 3 | DMA_CH_VALID,
 | |
| 			},
 | |
| 		},
 | |
| 		[DMACH_MIC_IN] = {
 | |
| 			.list	= {
 | |
| 				[0]	= 3 | DMA_CH_VALID,
 | |
| 				[1]	= 2 | DMA_CH_VALID,
 | |
| 			},
 | |
| 		},
 | |
| 	},
 | |
| };
 | |
| 
 | |
| static int __init s3c2440_dma_add(struct device *dev,
 | |
| 				  struct subsys_interface *sif)
 | |
| {
 | |
| 	s3c2410_dma_init();
 | |
| 	s3c24xx_dma_order_set(&s3c2440_dma_order);
 | |
| 	return s3c24xx_dma_init_map(&s3c2440_dma_sel);
 | |
| }
 | |
| 
 | |
| static struct subsys_interface s3c2440_dma_interface = {
 | |
| 	.name		= "s3c2440_dma",
 | |
| 	.subsys		= &s3c2440_subsys,
 | |
| 	.add_dev	= s3c2440_dma_add,
 | |
| };
 | |
| 
 | |
| static int __init s3c2440_dma_init(void)
 | |
| {
 | |
| 	return subsys_interface_register(&s3c2440_dma_interface);
 | |
| }
 | |
| 
 | |
| arch_initcall(s3c2440_dma_init);
 | |
| 
 |