 830145796a
			
		
	
	
	830145796a
	
	
	
		
			
			The arch/arm/mach-exynos4 directory (CONFIG_ARCH_EXYNOS4) has made for plaforms based on EXYNOS4 SoCs. But since upcoming Samsung's SoCs such as EXYNOS5 (ARM Cortex A15) can reuse most codes in current mach-exynos4, one mach-exynos directory will be used for them. This patch changes to CONFIG_ARCH_EXYNOS (arch/arm/mach-exynos) but keeps original CONFIG_ARCH_EXYNOS4 in mach-exynos/Kconfig to avoid changing in driver side. Cc: Arnd Bergmann <arnd@arndb.de> Cc: Russell King <rmk+kernel@arm.linux.org.uk> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
		
			
				
	
	
		
			149 lines
		
	
	
	
		
			6.4 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			149 lines
		
	
	
	
		
			6.4 KiB
			
		
	
	
	
		
			C
		
	
	
	
	
	
| /* linux/arch/arm/mach-exynos4/include/mach/gpio.h
 | |
|  *
 | |
|  * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
 | |
|  *		http://www.samsung.com
 | |
|  *
 | |
|  * EXYNOS4 - GPIO lib support
 | |
|  *
 | |
|  * This program is free software; you can redistribute it and/or modify
 | |
|  * it under the terms of the GNU General Public License version 2 as
 | |
|  * published by the Free Software Foundation.
 | |
| */
 | |
| 
 | |
| #ifndef __ASM_ARCH_GPIO_H
 | |
| #define __ASM_ARCH_GPIO_H __FILE__
 | |
| 
 | |
| /* Practically, GPIO banks up to GPZ are the configurable gpio banks */
 | |
| 
 | |
| /* GPIO bank sizes */
 | |
| #define EXYNOS4_GPIO_A0_NR	(8)
 | |
| #define EXYNOS4_GPIO_A1_NR	(6)
 | |
| #define EXYNOS4_GPIO_B_NR	(8)
 | |
| #define EXYNOS4_GPIO_C0_NR	(5)
 | |
| #define EXYNOS4_GPIO_C1_NR	(5)
 | |
| #define EXYNOS4_GPIO_D0_NR	(4)
 | |
| #define EXYNOS4_GPIO_D1_NR	(4)
 | |
| #define EXYNOS4_GPIO_E0_NR	(5)
 | |
| #define EXYNOS4_GPIO_E1_NR	(8)
 | |
| #define EXYNOS4_GPIO_E2_NR	(6)
 | |
| #define EXYNOS4_GPIO_E3_NR	(8)
 | |
| #define EXYNOS4_GPIO_E4_NR	(8)
 | |
| #define EXYNOS4_GPIO_F0_NR	(8)
 | |
| #define EXYNOS4_GPIO_F1_NR	(8)
 | |
| #define EXYNOS4_GPIO_F2_NR	(8)
 | |
| #define EXYNOS4_GPIO_F3_NR	(6)
 | |
| #define EXYNOS4_GPIO_J0_NR	(8)
 | |
| #define EXYNOS4_GPIO_J1_NR	(5)
 | |
| #define EXYNOS4_GPIO_K0_NR	(7)
 | |
| #define EXYNOS4_GPIO_K1_NR	(7)
 | |
| #define EXYNOS4_GPIO_K2_NR	(7)
 | |
| #define EXYNOS4_GPIO_K3_NR	(7)
 | |
| #define EXYNOS4_GPIO_L0_NR	(8)
 | |
| #define EXYNOS4_GPIO_L1_NR	(3)
 | |
| #define EXYNOS4_GPIO_L2_NR	(8)
 | |
| #define EXYNOS4_GPIO_X0_NR	(8)
 | |
| #define EXYNOS4_GPIO_X1_NR	(8)
 | |
| #define EXYNOS4_GPIO_X2_NR	(8)
 | |
| #define EXYNOS4_GPIO_X3_NR	(8)
 | |
| #define EXYNOS4_GPIO_Y0_NR	(6)
 | |
| #define EXYNOS4_GPIO_Y1_NR	(4)
 | |
| #define EXYNOS4_GPIO_Y2_NR	(6)
 | |
| #define EXYNOS4_GPIO_Y3_NR	(8)
 | |
| #define EXYNOS4_GPIO_Y4_NR	(8)
 | |
| #define EXYNOS4_GPIO_Y5_NR	(8)
 | |
| #define EXYNOS4_GPIO_Y6_NR	(8)
 | |
| #define EXYNOS4_GPIO_Z_NR	(7)
 | |
| 
 | |
| /* GPIO bank numbers */
 | |
| 
 | |
| #define EXYNOS4_GPIO_NEXT(__gpio) \
 | |
| 	((__gpio##_START) + (__gpio##_NR) + CONFIG_S3C_GPIO_SPACE + 1)
 | |
| 
 | |
| enum s5p_gpio_number {
 | |
| 	EXYNOS4_GPIO_A0_START	= 0,
 | |
| 	EXYNOS4_GPIO_A1_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_A0),
 | |
| 	EXYNOS4_GPIO_B_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_A1),
 | |
| 	EXYNOS4_GPIO_C0_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_B),
 | |
| 	EXYNOS4_GPIO_C1_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_C0),
 | |
| 	EXYNOS4_GPIO_D0_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_C1),
 | |
| 	EXYNOS4_GPIO_D1_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_D0),
 | |
| 	EXYNOS4_GPIO_E0_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_D1),
 | |
| 	EXYNOS4_GPIO_E1_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_E0),
 | |
| 	EXYNOS4_GPIO_E2_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_E1),
 | |
| 	EXYNOS4_GPIO_E3_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_E2),
 | |
| 	EXYNOS4_GPIO_E4_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_E3),
 | |
| 	EXYNOS4_GPIO_F0_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_E4),
 | |
| 	EXYNOS4_GPIO_F1_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_F0),
 | |
| 	EXYNOS4_GPIO_F2_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_F1),
 | |
| 	EXYNOS4_GPIO_F3_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_F2),
 | |
| 	EXYNOS4_GPIO_J0_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_F3),
 | |
| 	EXYNOS4_GPIO_J1_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_J0),
 | |
| 	EXYNOS4_GPIO_K0_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_J1),
 | |
| 	EXYNOS4_GPIO_K1_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_K0),
 | |
| 	EXYNOS4_GPIO_K2_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_K1),
 | |
| 	EXYNOS4_GPIO_K3_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_K2),
 | |
| 	EXYNOS4_GPIO_L0_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_K3),
 | |
| 	EXYNOS4_GPIO_L1_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_L0),
 | |
| 	EXYNOS4_GPIO_L2_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_L1),
 | |
| 	EXYNOS4_GPIO_X0_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_L2),
 | |
| 	EXYNOS4_GPIO_X1_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_X0),
 | |
| 	EXYNOS4_GPIO_X2_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_X1),
 | |
| 	EXYNOS4_GPIO_X3_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_X2),
 | |
| 	EXYNOS4_GPIO_Y0_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_X3),
 | |
| 	EXYNOS4_GPIO_Y1_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_Y0),
 | |
| 	EXYNOS4_GPIO_Y2_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_Y1),
 | |
| 	EXYNOS4_GPIO_Y3_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_Y2),
 | |
| 	EXYNOS4_GPIO_Y4_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_Y3),
 | |
| 	EXYNOS4_GPIO_Y5_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_Y4),
 | |
| 	EXYNOS4_GPIO_Y6_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_Y5),
 | |
| 	EXYNOS4_GPIO_Z_START	= EXYNOS4_GPIO_NEXT(EXYNOS4_GPIO_Y6),
 | |
| };
 | |
| 
 | |
| /* EXYNOS4 GPIO number definitions */
 | |
| #define EXYNOS4_GPA0(_nr)	(EXYNOS4_GPIO_A0_START + (_nr))
 | |
| #define EXYNOS4_GPA1(_nr)	(EXYNOS4_GPIO_A1_START + (_nr))
 | |
| #define EXYNOS4_GPB(_nr)	(EXYNOS4_GPIO_B_START + (_nr))
 | |
| #define EXYNOS4_GPC0(_nr)	(EXYNOS4_GPIO_C0_START + (_nr))
 | |
| #define EXYNOS4_GPC1(_nr)	(EXYNOS4_GPIO_C1_START + (_nr))
 | |
| #define EXYNOS4_GPD0(_nr)	(EXYNOS4_GPIO_D0_START + (_nr))
 | |
| #define EXYNOS4_GPD1(_nr)	(EXYNOS4_GPIO_D1_START + (_nr))
 | |
| #define EXYNOS4_GPE0(_nr)	(EXYNOS4_GPIO_E0_START + (_nr))
 | |
| #define EXYNOS4_GPE1(_nr)	(EXYNOS4_GPIO_E1_START + (_nr))
 | |
| #define EXYNOS4_GPE2(_nr)	(EXYNOS4_GPIO_E2_START + (_nr))
 | |
| #define EXYNOS4_GPE3(_nr)	(EXYNOS4_GPIO_E3_START + (_nr))
 | |
| #define EXYNOS4_GPE4(_nr)	(EXYNOS4_GPIO_E4_START + (_nr))
 | |
| #define EXYNOS4_GPF0(_nr)	(EXYNOS4_GPIO_F0_START + (_nr))
 | |
| #define EXYNOS4_GPF1(_nr)	(EXYNOS4_GPIO_F1_START + (_nr))
 | |
| #define EXYNOS4_GPF2(_nr)	(EXYNOS4_GPIO_F2_START + (_nr))
 | |
| #define EXYNOS4_GPF3(_nr)	(EXYNOS4_GPIO_F3_START + (_nr))
 | |
| #define EXYNOS4_GPJ0(_nr)	(EXYNOS4_GPIO_J0_START + (_nr))
 | |
| #define EXYNOS4_GPJ1(_nr)	(EXYNOS4_GPIO_J1_START + (_nr))
 | |
| #define EXYNOS4_GPK0(_nr)	(EXYNOS4_GPIO_K0_START + (_nr))
 | |
| #define EXYNOS4_GPK1(_nr)	(EXYNOS4_GPIO_K1_START + (_nr))
 | |
| #define EXYNOS4_GPK2(_nr)	(EXYNOS4_GPIO_K2_START + (_nr))
 | |
| #define EXYNOS4_GPK3(_nr)	(EXYNOS4_GPIO_K3_START + (_nr))
 | |
| #define EXYNOS4_GPL0(_nr)	(EXYNOS4_GPIO_L0_START + (_nr))
 | |
| #define EXYNOS4_GPL1(_nr)	(EXYNOS4_GPIO_L1_START + (_nr))
 | |
| #define EXYNOS4_GPL2(_nr)	(EXYNOS4_GPIO_L2_START + (_nr))
 | |
| #define EXYNOS4_GPX0(_nr)	(EXYNOS4_GPIO_X0_START + (_nr))
 | |
| #define EXYNOS4_GPX1(_nr)	(EXYNOS4_GPIO_X1_START + (_nr))
 | |
| #define EXYNOS4_GPX2(_nr)	(EXYNOS4_GPIO_X2_START + (_nr))
 | |
| #define EXYNOS4_GPX3(_nr)	(EXYNOS4_GPIO_X3_START + (_nr))
 | |
| #define EXYNOS4_GPY0(_nr)	(EXYNOS4_GPIO_Y0_START + (_nr))
 | |
| #define EXYNOS4_GPY1(_nr)	(EXYNOS4_GPIO_Y1_START + (_nr))
 | |
| #define EXYNOS4_GPY2(_nr)	(EXYNOS4_GPIO_Y2_START + (_nr))
 | |
| #define EXYNOS4_GPY3(_nr)	(EXYNOS4_GPIO_Y3_START + (_nr))
 | |
| #define EXYNOS4_GPY4(_nr)	(EXYNOS4_GPIO_Y4_START + (_nr))
 | |
| #define EXYNOS4_GPY5(_nr)	(EXYNOS4_GPIO_Y5_START + (_nr))
 | |
| #define EXYNOS4_GPY6(_nr)	(EXYNOS4_GPIO_Y6_START + (_nr))
 | |
| #define EXYNOS4_GPZ(_nr)	(EXYNOS4_GPIO_Z_START + (_nr))
 | |
| 
 | |
| /* the end of the EXYNOS4 specific gpios */
 | |
| #define EXYNOS4_GPIO_END	(EXYNOS4_GPZ(EXYNOS4_GPIO_Z_NR) + 1)
 | |
| #define S3C_GPIO_END		EXYNOS4_GPIO_END
 | |
| 
 | |
| /* define the number of gpios we need to the one after the GPZ() range */
 | |
| #define ARCH_NR_GPIOS		(EXYNOS4_GPZ(EXYNOS4_GPIO_Z_NR) +	\
 | |
| 				 CONFIG_SAMSUNG_GPIO_EXTRA + 1)
 | |
| 
 | |
| #endif /* __ASM_ARCH_GPIO_H */
 |