d666cd0246
This supports SMP Linux running on the BCM3384 Zephyr (BMIPS5000) application processor, with fully functional UART and USB 1.1/2.0. Device Tree is used to configure the following items: - All peripherals - Early console base address - SMP or UP mode - MIPS counter frequency - Memory size / regions - DMA offset - Kernel command line The DT-enabled bootloader and build instructions are posted at https://github.com/Broadcom/aeolus Signed-off-by: Kevin Cernekee <cernekee@gmail.com> Cc: f.fainelli@gmail.com Cc: mbizon@freebox.fr Cc: jogo@openwrt.org Cc: jfraser@broadcom.com Cc: linux-mips@linux-mips.org Cc: devicetree@vger.kernel.org Patchwork: https://patchwork.linux-mips.org/patch/8170/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
97 lines
2 KiB
C
97 lines
2 KiB
C
/*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (C) 2008 Maxime Bizon <mbizon@freebox.fr>
|
|
* Copyright (C) 2014 Kevin Cernekee <cernekee@gmail.com>
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/bootmem.h>
|
|
#include <linux/clk-provider.h>
|
|
#include <linux/ioport.h>
|
|
#include <linux/of.h>
|
|
#include <linux/of_fdt.h>
|
|
#include <linux/of_platform.h>
|
|
#include <linux/smp.h>
|
|
#include <asm/addrspace.h>
|
|
#include <asm/bmips.h>
|
|
#include <asm/bootinfo.h>
|
|
#include <asm/prom.h>
|
|
#include <asm/smp-ops.h>
|
|
#include <asm/time.h>
|
|
|
|
void __init prom_init(void)
|
|
{
|
|
register_bmips_smp_ops();
|
|
}
|
|
|
|
void __init prom_free_prom_memory(void)
|
|
{
|
|
}
|
|
|
|
const char *get_system_type(void)
|
|
{
|
|
return "BCM3384";
|
|
}
|
|
|
|
void __init plat_time_init(void)
|
|
{
|
|
struct device_node *np;
|
|
u32 freq;
|
|
|
|
np = of_find_node_by_name(NULL, "cpus");
|
|
if (!np)
|
|
panic("missing 'cpus' DT node");
|
|
if (of_property_read_u32(np, "mips-hpt-frequency", &freq) < 0)
|
|
panic("missing 'mips-hpt-frequency' property");
|
|
of_node_put(np);
|
|
|
|
mips_hpt_frequency = freq;
|
|
}
|
|
|
|
void __init plat_mem_setup(void)
|
|
{
|
|
void *dtb = __dtb_start;
|
|
|
|
set_io_port_base(0);
|
|
ioport_resource.start = 0;
|
|
ioport_resource.end = ~0;
|
|
|
|
/* intended to somewhat resemble ARM; see Documentation/arm/Booting */
|
|
if (fw_arg0 == 0 && fw_arg1 == 0xffffffff)
|
|
dtb = phys_to_virt(fw_arg2);
|
|
|
|
__dt_setup_arch(dtb);
|
|
|
|
strlcpy(arcs_cmdline, boot_command_line, COMMAND_LINE_SIZE);
|
|
}
|
|
|
|
void __init device_tree_init(void)
|
|
{
|
|
struct device_node *np;
|
|
|
|
unflatten_and_copy_device_tree();
|
|
|
|
/* Disable SMP boot unless both CPUs are listed in DT and !disabled */
|
|
np = of_find_node_by_name(NULL, "cpus");
|
|
if (np && of_get_available_child_count(np) <= 1)
|
|
bmips_smp_enabled = 0;
|
|
of_node_put(np);
|
|
}
|
|
|
|
int __init plat_of_setup(void)
|
|
{
|
|
return __dt_register_buses("brcm,bcm3384", "simple-bus");
|
|
}
|
|
|
|
arch_initcall(plat_of_setup);
|
|
|
|
static int __init plat_dev_init(void)
|
|
{
|
|
of_clk_init(NULL);
|
|
return 0;
|
|
}
|
|
|
|
device_initcall(plat_dev_init);
|