e036eaa681
This patch makes sure ctrl_inN/outN are used instead of inN/outN for on chip pci registers. Without this patch addresses may be adjusted using the value in generic_io_base. This patch makes it possible to set generic_io_base and have pci without reading and writing all over the place. Signed-off-by: Magnus Damm <damm@igel.co.jp> Acked-by: Katsuya MATSUBARA <matsu@igel.co.jp> Signed-off-by: Paul Mundt <lethal@linux-sh.org>
43 lines
1.1 KiB
C
43 lines
1.1 KiB
C
/*
|
|
* arch/sh/drivers/pci/fixups-rts7751r2d.c
|
|
*
|
|
* RTS7751R2D PCI fixups
|
|
*
|
|
* Copyright (C) 2003 Lineo uSolutions, Inc.
|
|
* Copyright (C) 2004 Paul Mundt
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*/
|
|
#include "pci-sh4.h"
|
|
|
|
#define PCIMCR_MRSET_OFF 0xBFFFFFFF
|
|
#define PCIMCR_RFSH_OFF 0xFFFFFFFB
|
|
|
|
int pci_fixup_pcic(void)
|
|
{
|
|
unsigned long bcr1, mcr;
|
|
|
|
bcr1 = ctrl_inl(SH7751_BCR1);
|
|
bcr1 |= 0x40080000; /* Enable Bit 19 BREQEN, set PCIC to slave */
|
|
pci_write_reg(bcr1, SH4_PCIBCR1);
|
|
|
|
/* Enable all interrupts, so we known what to fix */
|
|
pci_write_reg(0x0000c3ff, SH4_PCIINTM);
|
|
pci_write_reg(0x0000380f, SH4_PCIAINTM);
|
|
|
|
pci_write_reg(0xfb900047, SH7751_PCICONF1);
|
|
pci_write_reg(0xab000001, SH7751_PCICONF4);
|
|
|
|
mcr = ctrl_inl(SH7751_MCR);
|
|
mcr = (mcr & PCIMCR_MRSET_OFF) & PCIMCR_RFSH_OFF;
|
|
pci_write_reg(mcr, SH4_PCIMCR);
|
|
|
|
pci_write_reg(0x0c000000, SH7751_PCICONF5);
|
|
pci_write_reg(0xd0000000, SH7751_PCICONF6);
|
|
pci_write_reg(0x0c000000, SH4_PCILAR0);
|
|
pci_write_reg(0x00000000, SH4_PCILAR1);
|
|
|
|
return 0;
|
|
}
|