Merge branch 'next/devel2' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/linux-arm-soc
* 'next/devel2' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/linux-arm-soc: (47 commits) OMAP: Add debugfs node to show the summary of all clocks OMAP2+: hwmod: Follow the recommended PRCM module enable sequence OMAP2+: clock: allow per-SoC clock init code to prevent clockdomain calls from clock code OMAP2+: clockdomain: Add per clkdm lock to prevent concurrent state programming OMAP2+: PM: idle clkdms only if already in idle OMAP2+: clockdomain: add clkdm_in_hwsup() OMAP2+: clockdomain: Add 2 APIs to control clockdomain from hwmod framework OMAP: clockdomain: Remove redundant call to pwrdm_wait_transition() OMAP4: hwmod: Introduce the module control in hwmod control OMAP4: cm: Add two new APIs for modulemode control OMAP4: hwmod data: Add modulemode entry in omap_hwmod structure OMAP4: hwmod data: Add PRM context register offset OMAP4: prm: Remove deprecated functions OMAP4: prm: Replace warm reset API with the offset based version OMAP4: hwmod: Replace RSTCTRL absolute address with offset macros OMAP: hwmod: Wait the idle status to be disabled OMAP4: hwmod: Replace CLKCTRL absolute address with offset macros OMAP2+: hwmod: Init clkdm field at boot time OMAP4: hwmod data: Add clock domain attribute OMAP4: clock data: Add missing divider selection for auxclks ...
This commit is contained in:
commit
b0189cd087
51 changed files with 3583 additions and 1388 deletions
|
@ -250,10 +250,11 @@ config SND_SOC_TLV320DAC33
|
|||
tristate
|
||||
|
||||
config SND_SOC_TWL4030
|
||||
select TWL4030_CODEC
|
||||
select MFD_TWL4030_AUDIO
|
||||
tristate
|
||||
|
||||
config SND_SOC_TWL6040
|
||||
select TWL6040_CORE
|
||||
tristate
|
||||
|
||||
config SND_SOC_UDA134X
|
||||
|
|
|
@ -36,7 +36,7 @@
|
|||
#include <sound/tlv.h>
|
||||
|
||||
/* Register descriptions are here */
|
||||
#include <linux/mfd/twl4030-codec.h>
|
||||
#include <linux/mfd/twl4030-audio.h>
|
||||
|
||||
/* Shadow register used by the audio driver */
|
||||
#define TWL4030_REG_SW_SHADOW 0x4A
|
||||
|
@ -251,9 +251,9 @@ static void twl4030_codec_enable(struct snd_soc_codec *codec, int enable)
|
|||
return;
|
||||
|
||||
if (enable)
|
||||
mode = twl4030_codec_enable_resource(TWL4030_CODEC_RES_POWER);
|
||||
mode = twl4030_audio_enable_resource(TWL4030_AUDIO_RES_POWER);
|
||||
else
|
||||
mode = twl4030_codec_disable_resource(TWL4030_CODEC_RES_POWER);
|
||||
mode = twl4030_audio_disable_resource(TWL4030_AUDIO_RES_POWER);
|
||||
|
||||
if (mode >= 0) {
|
||||
twl4030_write_reg_cache(codec, TWL4030_REG_CODEC_MODE, mode);
|
||||
|
@ -297,7 +297,7 @@ static inline void twl4030_reset_registers(struct snd_soc_codec *codec)
|
|||
|
||||
static void twl4030_init_chip(struct snd_soc_codec *codec)
|
||||
{
|
||||
struct twl4030_codec_audio_data *pdata = dev_get_platdata(codec->dev);
|
||||
struct twl4030_codec_data *pdata = dev_get_platdata(codec->dev);
|
||||
struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
|
||||
u8 reg, byte;
|
||||
int i = 0;
|
||||
|
@ -375,13 +375,13 @@ static void twl4030_apll_enable(struct snd_soc_codec *codec, int enable)
|
|||
if (enable) {
|
||||
twl4030->apll_enabled++;
|
||||
if (twl4030->apll_enabled == 1)
|
||||
status = twl4030_codec_enable_resource(
|
||||
TWL4030_CODEC_RES_APLL);
|
||||
status = twl4030_audio_enable_resource(
|
||||
TWL4030_AUDIO_RES_APLL);
|
||||
} else {
|
||||
twl4030->apll_enabled--;
|
||||
if (!twl4030->apll_enabled)
|
||||
status = twl4030_codec_disable_resource(
|
||||
TWL4030_CODEC_RES_APLL);
|
||||
status = twl4030_audio_disable_resource(
|
||||
TWL4030_AUDIO_RES_APLL);
|
||||
}
|
||||
|
||||
if (status >= 0)
|
||||
|
@ -732,7 +732,7 @@ static int aif_event(struct snd_soc_dapm_widget *w,
|
|||
|
||||
static void headset_ramp(struct snd_soc_codec *codec, int ramp)
|
||||
{
|
||||
struct twl4030_codec_audio_data *pdata = codec->dev->platform_data;
|
||||
struct twl4030_codec_data *pdata = codec->dev->platform_data;
|
||||
unsigned char hs_gain, hs_pop;
|
||||
struct twl4030_priv *twl4030 = snd_soc_codec_get_drvdata(codec);
|
||||
/* Base values for ramp delay calculation: 2^19 - 2^26 */
|
||||
|
@ -2260,7 +2260,7 @@ static int twl4030_soc_probe(struct snd_soc_codec *codec)
|
|||
}
|
||||
snd_soc_codec_set_drvdata(codec, twl4030);
|
||||
/* Set the defaults, and power up the codec */
|
||||
twl4030->sysclk = twl4030_codec_get_mclk() / 1000;
|
||||
twl4030->sysclk = twl4030_audio_get_mclk() / 1000;
|
||||
codec->dapm.idle_bias_off = 1;
|
||||
|
||||
twl4030_init_chip(codec);
|
||||
|
@ -2297,7 +2297,7 @@ static struct snd_soc_codec_driver soc_codec_dev_twl4030 = {
|
|||
|
||||
static int __devinit twl4030_codec_probe(struct platform_device *pdev)
|
||||
{
|
||||
struct twl4030_codec_audio_data *pdata = pdev->dev.platform_data;
|
||||
struct twl4030_codec_data *pdata = pdev->dev.platform_data;
|
||||
|
||||
if (!pdata) {
|
||||
dev_err(&pdev->dev, "platform_data is missing\n");
|
||||
|
|
File diff suppressed because it is too large
Load diff
|
@ -22,125 +22,8 @@
|
|||
#ifndef __TWL6040_H__
|
||||
#define __TWL6040_H__
|
||||
|
||||
#define TWL6040_REG_ASICID 0x01
|
||||
#define TWL6040_REG_ASICREV 0x02
|
||||
#define TWL6040_REG_INTID 0x03
|
||||
#define TWL6040_REG_INTMR 0x04
|
||||
#define TWL6040_REG_NCPCTL 0x05
|
||||
#define TWL6040_REG_LDOCTL 0x06
|
||||
#define TWL6040_REG_HPPLLCTL 0x07
|
||||
#define TWL6040_REG_LPPLLCTL 0x08
|
||||
#define TWL6040_REG_LPPLLDIV 0x09
|
||||
#define TWL6040_REG_AMICBCTL 0x0A
|
||||
#define TWL6040_REG_DMICBCTL 0x0B
|
||||
#define TWL6040_REG_MICLCTL 0x0C
|
||||
#define TWL6040_REG_MICRCTL 0x0D
|
||||
#define TWL6040_REG_MICGAIN 0x0E
|
||||
#define TWL6040_REG_LINEGAIN 0x0F
|
||||
#define TWL6040_REG_HSLCTL 0x10
|
||||
#define TWL6040_REG_HSRCTL 0x11
|
||||
#define TWL6040_REG_HSGAIN 0x12
|
||||
#define TWL6040_REG_EARCTL 0x13
|
||||
#define TWL6040_REG_HFLCTL 0x14
|
||||
#define TWL6040_REG_HFLGAIN 0x15
|
||||
#define TWL6040_REG_HFRCTL 0x16
|
||||
#define TWL6040_REG_HFRGAIN 0x17
|
||||
#define TWL6040_REG_VIBCTLL 0x18
|
||||
#define TWL6040_REG_VIBDATL 0x19
|
||||
#define TWL6040_REG_VIBCTLR 0x1A
|
||||
#define TWL6040_REG_VIBDATR 0x1B
|
||||
#define TWL6040_REG_HKCTL1 0x1C
|
||||
#define TWL6040_REG_HKCTL2 0x1D
|
||||
#define TWL6040_REG_GPOCTL 0x1E
|
||||
#define TWL6040_REG_ALB 0x1F
|
||||
#define TWL6040_REG_DLB 0x20
|
||||
#define TWL6040_REG_TRIM1 0x28
|
||||
#define TWL6040_REG_TRIM2 0x29
|
||||
#define TWL6040_REG_TRIM3 0x2A
|
||||
#define TWL6040_REG_HSOTRIM 0x2B
|
||||
#define TWL6040_REG_HFOTRIM 0x2C
|
||||
#define TWL6040_REG_ACCCTL 0x2D
|
||||
#define TWL6040_REG_STATUS 0x2E
|
||||
|
||||
#define TWL6040_CACHEREGNUM (TWL6040_REG_STATUS + 1)
|
||||
|
||||
#define TWL6040_VIOREGNUM 18
|
||||
#define TWL6040_VDDREGNUM 21
|
||||
|
||||
/* INTID (0x03) fields */
|
||||
|
||||
#define TWL6040_THINT 0x01
|
||||
#define TWL6040_PLUGINT 0x02
|
||||
#define TWL6040_UNPLUGINT 0x04
|
||||
#define TWL6040_HOOKINT 0x08
|
||||
#define TWL6040_HFINT 0x10
|
||||
#define TWL6040_VIBINT 0x20
|
||||
#define TWL6040_READYINT 0x40
|
||||
|
||||
/* INTMR (0x04) fields */
|
||||
|
||||
#define TWL6040_PLUGMSK 0x02
|
||||
#define TWL6040_READYMSK 0x40
|
||||
#define TWL6040_ALLINT_MSK 0x7B
|
||||
|
||||
/* NCPCTL (0x05) fields */
|
||||
|
||||
#define TWL6040_NCPENA 0x01
|
||||
#define TWL6040_NCPOPEN 0x40
|
||||
|
||||
/* LDOCTL (0x06) fields */
|
||||
|
||||
#define TWL6040_LSLDOENA 0x01
|
||||
#define TWL6040_HSLDOENA 0x04
|
||||
#define TWL6040_REFENA 0x40
|
||||
#define TWL6040_OSCENA 0x80
|
||||
|
||||
/* HPPLLCTL (0x07) fields */
|
||||
|
||||
#define TWL6040_HPLLENA 0x01
|
||||
#define TWL6040_HPLLRST 0x02
|
||||
#define TWL6040_HPLLBP 0x04
|
||||
#define TWL6040_HPLLSQRENA 0x08
|
||||
#define TWL6040_HPLLSQRBP 0x10
|
||||
#define TWL6040_MCLK_12000KHZ (0 << 5)
|
||||
#define TWL6040_MCLK_19200KHZ (1 << 5)
|
||||
#define TWL6040_MCLK_26000KHZ (2 << 5)
|
||||
#define TWL6040_MCLK_38400KHZ (3 << 5)
|
||||
#define TWL6040_MCLK_MSK 0x60
|
||||
|
||||
/* LPPLLCTL (0x08) fields */
|
||||
|
||||
#define TWL6040_LPLLENA 0x01
|
||||
#define TWL6040_LPLLRST 0x02
|
||||
#define TWL6040_LPLLSEL 0x04
|
||||
#define TWL6040_LPLLFIN 0x08
|
||||
#define TWL6040_HPLLSEL 0x10
|
||||
|
||||
/* HSLCTL (0x10) fields */
|
||||
|
||||
#define TWL6040_HSDACMODEL 0x02
|
||||
#define TWL6040_HSDRVMODEL 0x08
|
||||
|
||||
/* HSRCTL (0x11) fields */
|
||||
|
||||
#define TWL6040_HSDACMODER 0x02
|
||||
#define TWL6040_HSDRVMODER 0x08
|
||||
|
||||
/* ACCCTL (0x2D) fields */
|
||||
|
||||
#define TWL6040_RESETSPLIT 0x04
|
||||
|
||||
#define TWL6040_SYSCLK_SEL_LPPLL 1
|
||||
#define TWL6040_SYSCLK_SEL_HPPLL 2
|
||||
|
||||
#define TWL6040_HPPLL_ID 1
|
||||
#define TWL6040_LPPLL_ID 2
|
||||
|
||||
/* STATUS (0x2E) fields */
|
||||
|
||||
#define TWL6040_PLUGCOMP 0x02
|
||||
|
||||
void twl6040_hs_jack_detect(struct snd_soc_codec *codec,
|
||||
struct snd_soc_jack *jack, int report);
|
||||
int twl6040_get_clk_id(struct snd_soc_codec *codec);
|
||||
|
||||
#endif /* End of __TWL6040_H__ */
|
||||
|
|
|
@ -36,7 +36,7 @@
|
|||
#include <plat/mcbsp.h>
|
||||
|
||||
/* Register descriptions for twl4030 codec part */
|
||||
#include <linux/mfd/twl4030-codec.h>
|
||||
#include <linux/mfd/twl4030-audio.h>
|
||||
|
||||
#include "omap-mcbsp.h"
|
||||
#include "omap-pcm.h"
|
||||
|
|
|
@ -21,6 +21,8 @@
|
|||
|
||||
#include <linux/clk.h>
|
||||
#include <linux/platform_device.h>
|
||||
#include <linux/mfd/twl6040.h>
|
||||
|
||||
#include <sound/core.h>
|
||||
#include <sound/pcm.h>
|
||||
#include <sound/soc.h>
|
||||
|
@ -34,8 +36,6 @@
|
|||
#include "omap-pcm.h"
|
||||
#include "../codecs/twl6040.h"
|
||||
|
||||
static int twl6040_power_mode;
|
||||
|
||||
static int sdp4430_hw_params(struct snd_pcm_substream *substream,
|
||||
struct snd_pcm_hw_params *params)
|
||||
{
|
||||
|
@ -44,13 +44,13 @@ static int sdp4430_hw_params(struct snd_pcm_substream *substream,
|
|||
int clk_id, freq;
|
||||
int ret;
|
||||
|
||||
if (twl6040_power_mode) {
|
||||
clk_id = TWL6040_SYSCLK_SEL_HPPLL;
|
||||
clk_id = twl6040_get_clk_id(rtd->codec);
|
||||
if (clk_id == TWL6040_SYSCLK_SEL_HPPLL)
|
||||
freq = 38400000;
|
||||
} else {
|
||||
clk_id = TWL6040_SYSCLK_SEL_LPPLL;
|
||||
else if (clk_id == TWL6040_SYSCLK_SEL_LPPLL)
|
||||
freq = 32768;
|
||||
}
|
||||
else
|
||||
return -EINVAL;
|
||||
|
||||
/* set the codec mclk */
|
||||
ret = snd_soc_dai_set_sysclk(codec_dai, clk_id, freq,
|
||||
|
@ -81,35 +81,6 @@ static struct snd_soc_jack_pin hs_jack_pins[] = {
|
|||
},
|
||||
};
|
||||
|
||||
static int sdp4430_get_power_mode(struct snd_kcontrol *kcontrol,
|
||||
struct snd_ctl_elem_value *ucontrol)
|
||||
{
|
||||
ucontrol->value.integer.value[0] = twl6040_power_mode;
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int sdp4430_set_power_mode(struct snd_kcontrol *kcontrol,
|
||||
struct snd_ctl_elem_value *ucontrol)
|
||||
{
|
||||
if (twl6040_power_mode == ucontrol->value.integer.value[0])
|
||||
return 0;
|
||||
|
||||
twl6040_power_mode = ucontrol->value.integer.value[0];
|
||||
|
||||
return 1;
|
||||
}
|
||||
|
||||
static const char *power_texts[] = {"Low-Power", "High-Performance"};
|
||||
|
||||
static const struct soc_enum sdp4430_enum[] = {
|
||||
SOC_ENUM_SINGLE_EXT(2, power_texts),
|
||||
};
|
||||
|
||||
static const struct snd_kcontrol_new sdp4430_controls[] = {
|
||||
SOC_ENUM_EXT("TWL6040 Power Mode", sdp4430_enum[0],
|
||||
sdp4430_get_power_mode, sdp4430_set_power_mode),
|
||||
};
|
||||
|
||||
/* SDP4430 machine DAPM */
|
||||
static const struct snd_soc_dapm_widget sdp4430_twl6040_dapm_widgets[] = {
|
||||
SND_SOC_DAPM_MIC("Ext Mic", NULL),
|
||||
|
@ -152,12 +123,6 @@ static int sdp4430_twl6040_init(struct snd_soc_pcm_runtime *rtd)
|
|||
struct snd_soc_dapm_context *dapm = &codec->dapm;
|
||||
int ret;
|
||||
|
||||
/* Add SDP4430 specific controls */
|
||||
ret = snd_soc_add_controls(codec, sdp4430_controls,
|
||||
ARRAY_SIZE(sdp4430_controls));
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
/* Add SDP4430 specific widgets */
|
||||
ret = snd_soc_dapm_new_controls(dapm, sdp4430_twl6040_dapm_widgets,
|
||||
ARRAY_SIZE(sdp4430_twl6040_dapm_widgets));
|
||||
|
@ -237,9 +202,6 @@ static int __init sdp4430_soc_init(void)
|
|||
if (ret)
|
||||
goto err;
|
||||
|
||||
/* Codec starts in HP mode */
|
||||
twl6040_power_mode = 1;
|
||||
|
||||
return 0;
|
||||
|
||||
err:
|
||||
|
|
|
@ -32,7 +32,7 @@
|
|||
#include <plat/mcbsp.h>
|
||||
|
||||
/* Register descriptions for twl4030 codec part */
|
||||
#include <linux/mfd/twl4030-codec.h>
|
||||
#include <linux/mfd/twl4030-audio.h>
|
||||
|
||||
#include "omap-mcbsp.h"
|
||||
#include "omap-pcm.h"
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue