drm/radeon: write gfx pg bases even when gfx pg is disabled
For consistency. These buffers aren't used when pg is disabled. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
		
					parent
					
						
							
								c4756baa4a
							
						
					
				
			
			
				commit
				
					
						aa34dba8fb
					
				
			
		
					 1 changed files with 3 additions and 0 deletions
				
			
		| 
						 | 
				
			
			@ -5488,6 +5488,9 @@ static void si_init_pg(struct radeon_device *rdev)
 | 
			
		|||
		si_init_ao_cu_mask(rdev);
 | 
			
		||||
		if (rdev->pg_flags & RADEON_PG_SUPPORT_GFX_PG) {
 | 
			
		||||
			si_init_gfx_cgpg(rdev);
 | 
			
		||||
		} else {
 | 
			
		||||
			WREG32(RLC_SAVE_AND_RESTORE_BASE, rdev->rlc.save_restore_gpu_addr >> 8);
 | 
			
		||||
			WREG32(RLC_CLEAR_STATE_RESTORE_BASE, rdev->rlc.clear_state_gpu_addr >> 8);
 | 
			
		||||
		}
 | 
			
		||||
		si_enable_dma_pg(rdev, true);
 | 
			
		||||
		si_enable_gfx_cgpg(rdev, true);
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue