drm/radeon: replace pflip and sw_int counters with atomics
So we can skip the locking. Also renames sw_int to ring_int, cause that better matches its purpose. Signed-off-by: Christian Koenig <christian.koenig@amd.com>
This commit is contained in:
parent
fb98257a9d
commit
736fc37fd7
7 changed files with 76 additions and 81 deletions
|
@ -3092,45 +3092,45 @@ int si_irq_set(struct radeon_device *rdev)
|
|||
hpd6 = RREG32(DC_HPD6_INT_CONTROL) & ~DC_HPDx_INT_EN;
|
||||
|
||||
/* enable CP interrupts on all rings */
|
||||
if (rdev->irq.sw_int[RADEON_RING_TYPE_GFX_INDEX]) {
|
||||
if (atomic_read(&rdev->irq.ring_int[RADEON_RING_TYPE_GFX_INDEX])) {
|
||||
DRM_DEBUG("si_irq_set: sw int gfx\n");
|
||||
cp_int_cntl |= TIME_STAMP_INT_ENABLE;
|
||||
}
|
||||
if (rdev->irq.sw_int[CAYMAN_RING_TYPE_CP1_INDEX]) {
|
||||
if (atomic_read(&rdev->irq.ring_int[CAYMAN_RING_TYPE_CP1_INDEX])) {
|
||||
DRM_DEBUG("si_irq_set: sw int cp1\n");
|
||||
cp_int_cntl1 |= TIME_STAMP_INT_ENABLE;
|
||||
}
|
||||
if (rdev->irq.sw_int[CAYMAN_RING_TYPE_CP2_INDEX]) {
|
||||
if (atomic_read(&rdev->irq.ring_int[CAYMAN_RING_TYPE_CP2_INDEX])) {
|
||||
DRM_DEBUG("si_irq_set: sw int cp2\n");
|
||||
cp_int_cntl2 |= TIME_STAMP_INT_ENABLE;
|
||||
}
|
||||
if (rdev->irq.crtc_vblank_int[0] ||
|
||||
rdev->irq.pflip[0]) {
|
||||
atomic_read(&rdev->irq.pflip[0])) {
|
||||
DRM_DEBUG("si_irq_set: vblank 0\n");
|
||||
crtc1 |= VBLANK_INT_MASK;
|
||||
}
|
||||
if (rdev->irq.crtc_vblank_int[1] ||
|
||||
rdev->irq.pflip[1]) {
|
||||
atomic_read(&rdev->irq.pflip[1])) {
|
||||
DRM_DEBUG("si_irq_set: vblank 1\n");
|
||||
crtc2 |= VBLANK_INT_MASK;
|
||||
}
|
||||
if (rdev->irq.crtc_vblank_int[2] ||
|
||||
rdev->irq.pflip[2]) {
|
||||
atomic_read(&rdev->irq.pflip[2])) {
|
||||
DRM_DEBUG("si_irq_set: vblank 2\n");
|
||||
crtc3 |= VBLANK_INT_MASK;
|
||||
}
|
||||
if (rdev->irq.crtc_vblank_int[3] ||
|
||||
rdev->irq.pflip[3]) {
|
||||
atomic_read(&rdev->irq.pflip[3])) {
|
||||
DRM_DEBUG("si_irq_set: vblank 3\n");
|
||||
crtc4 |= VBLANK_INT_MASK;
|
||||
}
|
||||
if (rdev->irq.crtc_vblank_int[4] ||
|
||||
rdev->irq.pflip[4]) {
|
||||
atomic_read(&rdev->irq.pflip[4])) {
|
||||
DRM_DEBUG("si_irq_set: vblank 4\n");
|
||||
crtc5 |= VBLANK_INT_MASK;
|
||||
}
|
||||
if (rdev->irq.crtc_vblank_int[5] ||
|
||||
rdev->irq.pflip[5]) {
|
||||
atomic_read(&rdev->irq.pflip[5])) {
|
||||
DRM_DEBUG("si_irq_set: vblank 5\n");
|
||||
crtc6 |= VBLANK_INT_MASK;
|
||||
}
|
||||
|
@ -3396,7 +3396,7 @@ restart_ih:
|
|||
rdev->pm.vblank_sync = true;
|
||||
wake_up(&rdev->irq.vblank_queue);
|
||||
}
|
||||
if (rdev->irq.pflip[0])
|
||||
if (atomic_read(&rdev->irq.pflip[0]))
|
||||
radeon_crtc_handle_flip(rdev, 0);
|
||||
rdev->irq.stat_regs.evergreen.disp_int &= ~LB_D1_VBLANK_INTERRUPT;
|
||||
DRM_DEBUG("IH: D1 vblank\n");
|
||||
|
@ -3422,7 +3422,7 @@ restart_ih:
|
|||
rdev->pm.vblank_sync = true;
|
||||
wake_up(&rdev->irq.vblank_queue);
|
||||
}
|
||||
if (rdev->irq.pflip[1])
|
||||
if (atomic_read(&rdev->irq.pflip[1]))
|
||||
radeon_crtc_handle_flip(rdev, 1);
|
||||
rdev->irq.stat_regs.evergreen.disp_int_cont &= ~LB_D2_VBLANK_INTERRUPT;
|
||||
DRM_DEBUG("IH: D2 vblank\n");
|
||||
|
@ -3448,7 +3448,7 @@ restart_ih:
|
|||
rdev->pm.vblank_sync = true;
|
||||
wake_up(&rdev->irq.vblank_queue);
|
||||
}
|
||||
if (rdev->irq.pflip[2])
|
||||
if (atomic_read(&rdev->irq.pflip[2]))
|
||||
radeon_crtc_handle_flip(rdev, 2);
|
||||
rdev->irq.stat_regs.evergreen.disp_int_cont2 &= ~LB_D3_VBLANK_INTERRUPT;
|
||||
DRM_DEBUG("IH: D3 vblank\n");
|
||||
|
@ -3474,7 +3474,7 @@ restart_ih:
|
|||
rdev->pm.vblank_sync = true;
|
||||
wake_up(&rdev->irq.vblank_queue);
|
||||
}
|
||||
if (rdev->irq.pflip[3])
|
||||
if (atomic_read(&rdev->irq.pflip[3]))
|
||||
radeon_crtc_handle_flip(rdev, 3);
|
||||
rdev->irq.stat_regs.evergreen.disp_int_cont3 &= ~LB_D4_VBLANK_INTERRUPT;
|
||||
DRM_DEBUG("IH: D4 vblank\n");
|
||||
|
@ -3500,7 +3500,7 @@ restart_ih:
|
|||
rdev->pm.vblank_sync = true;
|
||||
wake_up(&rdev->irq.vblank_queue);
|
||||
}
|
||||
if (rdev->irq.pflip[4])
|
||||
if (atomic_read(&rdev->irq.pflip[4]))
|
||||
radeon_crtc_handle_flip(rdev, 4);
|
||||
rdev->irq.stat_regs.evergreen.disp_int_cont4 &= ~LB_D5_VBLANK_INTERRUPT;
|
||||
DRM_DEBUG("IH: D5 vblank\n");
|
||||
|
@ -3526,7 +3526,7 @@ restart_ih:
|
|||
rdev->pm.vblank_sync = true;
|
||||
wake_up(&rdev->irq.vblank_queue);
|
||||
}
|
||||
if (rdev->irq.pflip[5])
|
||||
if (atomic_read(&rdev->irq.pflip[5]))
|
||||
radeon_crtc_handle_flip(rdev, 5);
|
||||
rdev->irq.stat_regs.evergreen.disp_int_cont5 &= ~LB_D6_VBLANK_INTERRUPT;
|
||||
DRM_DEBUG("IH: D6 vblank\n");
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue