MIPS: Fixup ordering of micro assembler instructions.
A number of new instructions have been added to the micro assembler causing the list to no longer be in alphabetical order. This patch fixes up the name ordering. Signed-off-by: Steven J. Hill <sjhill@mips.com> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/3789/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
		
					parent
					
						
							
								bb0757ebb9
							
						
					
				
			
			
				commit
				
					
						71a1c776d5
					
				
			
		
					 2 changed files with 84 additions and 84 deletions
				
			
		|  | @ -6,6 +6,7 @@ | |||
|  * Copyright (C) 2004, 2005, 2006, 2008  Thiemo Seufer | ||||
|  * Copyright (C) 2005  Maciej W. Rozycki | ||||
|  * Copyright (C) 2006  Ralf Baechle (ralf@linux-mips.org) | ||||
|  * Copyright (C) 2012  MIPS Technologies, Inc. | ||||
|  */ | ||||
| 
 | ||||
| #include <linux/types.h> | ||||
|  | @ -62,8 +63,10 @@ void __uasminit uasm_i##op(u32 **buf, unsigned int a, signed int b) | |||
| 
 | ||||
| Ip_u2u1s3(_addiu); | ||||
| Ip_u3u1u2(_addu); | ||||
| Ip_u2u1u3(_andi); | ||||
| Ip_u3u1u2(_and); | ||||
| Ip_u2u1u3(_andi); | ||||
| Ip_u1u2s3(_bbit0); | ||||
| Ip_u1u2s3(_bbit1); | ||||
| Ip_u1u2s3(_beq); | ||||
| Ip_u1u2s3(_beql); | ||||
| Ip_u1s2(_bgez); | ||||
|  | @ -72,55 +75,54 @@ Ip_u1s2(_bltz); | |||
| Ip_u1s2(_bltzl); | ||||
| Ip_u1u2s3(_bne); | ||||
| Ip_u2s3u1(_cache); | ||||
| Ip_u1u2u3(_dmfc0); | ||||
| Ip_u1u2u3(_dmtc0); | ||||
| Ip_u2u1s3(_daddiu); | ||||
| Ip_u3u1u2(_daddu); | ||||
| Ip_u2u1msbu3(_dins); | ||||
| Ip_u2u1msbu3(_dinsm); | ||||
| Ip_u1u2u3(_dmfc0); | ||||
| Ip_u1u2u3(_dmtc0); | ||||
| Ip_u2u1u3(_drotr); | ||||
| Ip_u2u1u3(_drotr32); | ||||
| Ip_u2u1u3(_dsll); | ||||
| Ip_u2u1u3(_dsll32); | ||||
| Ip_u2u1u3(_dsra); | ||||
| Ip_u2u1u3(_dsrl); | ||||
| Ip_u2u1u3(_dsrl32); | ||||
| Ip_u2u1u3(_drotr); | ||||
| Ip_u2u1u3(_drotr32); | ||||
| Ip_u3u1u2(_dsubu); | ||||
| Ip_0(_eret); | ||||
| Ip_u1(_j); | ||||
| Ip_u1(_jal); | ||||
| Ip_u1(_jr); | ||||
| Ip_u2s3u1(_ld); | ||||
| Ip_u3u1u2(_ldx); | ||||
| Ip_u2s3u1(_ll); | ||||
| Ip_u2s3u1(_lld); | ||||
| Ip_u1s2(_lui); | ||||
| Ip_u2s3u1(_lw); | ||||
| Ip_u3u1u2(_lwx); | ||||
| Ip_u1u2u3(_mfc0); | ||||
| Ip_u1u2u3(_mtc0); | ||||
| Ip_u2u1u3(_ori); | ||||
| Ip_u3u1u2(_or); | ||||
| Ip_u2u1u3(_ori); | ||||
| Ip_u2s3u1(_pref); | ||||
| Ip_0(_rfe); | ||||
| Ip_u2u1u3(_rotr); | ||||
| Ip_u2s3u1(_sc); | ||||
| Ip_u2s3u1(_scd); | ||||
| Ip_u2s3u1(_sd); | ||||
| Ip_u2u1u3(_sll); | ||||
| Ip_u2u1u3(_sra); | ||||
| Ip_u2u1u3(_srl); | ||||
| Ip_u2u1u3(_rotr); | ||||
| Ip_u3u1u2(_subu); | ||||
| Ip_u2s3u1(_sw); | ||||
| Ip_u1(_syscall); | ||||
| Ip_0(_tlbp); | ||||
| Ip_0(_tlbr); | ||||
| Ip_0(_tlbwi); | ||||
| Ip_0(_tlbwr); | ||||
| Ip_u3u1u2(_xor); | ||||
| Ip_u2u1u3(_xori); | ||||
| Ip_u2u1msbu3(_dins); | ||||
| Ip_u2u1msbu3(_dinsm); | ||||
| Ip_u1(_syscall); | ||||
| Ip_u1u2s3(_bbit0); | ||||
| Ip_u1u2s3(_bbit1); | ||||
| Ip_u3u1u2(_lwx); | ||||
| Ip_u3u1u2(_ldx); | ||||
| 
 | ||||
| 
 | ||||
| /* Handle labels. */ | ||||
| struct uasm_label { | ||||
|  | @ -145,37 +147,37 @@ static inline void __uasminit uasm_l##lb(struct uasm_label **lab, u32 *addr) \ | |||
| 
 | ||||
| /* convenience macros for instructions */ | ||||
| #ifdef CONFIG_64BIT | ||||
| # define UASM_i_ADDIU(buf, rs, rt, val) uasm_i_daddiu(buf, rs, rt, val) | ||||
| # define UASM_i_ADDU(buf, rs, rt, rd) uasm_i_daddu(buf, rs, rt, rd) | ||||
| # define UASM_i_LL(buf, rs, rt, off) uasm_i_lld(buf, rs, rt, off) | ||||
| # define UASM_i_LW(buf, rs, rt, off) uasm_i_ld(buf, rs, rt, off) | ||||
| # define UASM_i_SW(buf, rs, rt, off) uasm_i_sd(buf, rs, rt, off) | ||||
| # define UASM_i_LWX(buf, rs, rt, rd) uasm_i_ldx(buf, rs, rt, rd) | ||||
| # define UASM_i_MFC0(buf, rt, rd...) uasm_i_dmfc0(buf, rt, rd) | ||||
| # define UASM_i_MTC0(buf, rt, rd...) uasm_i_dmtc0(buf, rt, rd) | ||||
| # define UASM_i_ROTR(buf, rs, rt, sh) uasm_i_drotr(buf, rs, rt, sh) | ||||
| # define UASM_i_SC(buf, rs, rt, off) uasm_i_scd(buf, rs, rt, off) | ||||
| # define UASM_i_SLL(buf, rs, rt, sh) uasm_i_dsll(buf, rs, rt, sh) | ||||
| # define UASM_i_SRA(buf, rs, rt, sh) uasm_i_dsra(buf, rs, rt, sh) | ||||
| # define UASM_i_SRL(buf, rs, rt, sh) uasm_i_dsrl(buf, rs, rt, sh) | ||||
| # define UASM_i_SRL_SAFE(buf, rs, rt, sh) uasm_i_dsrl_safe(buf, rs, rt, sh) | ||||
| # define UASM_i_ROTR(buf, rs, rt, sh) uasm_i_drotr(buf, rs, rt, sh) | ||||
| # define UASM_i_MFC0(buf, rt, rd...) uasm_i_dmfc0(buf, rt, rd) | ||||
| # define UASM_i_MTC0(buf, rt, rd...) uasm_i_dmtc0(buf, rt, rd) | ||||
| # define UASM_i_ADDIU(buf, rs, rt, val) uasm_i_daddiu(buf, rs, rt, val) | ||||
| # define UASM_i_ADDU(buf, rs, rt, rd) uasm_i_daddu(buf, rs, rt, rd) | ||||
| # define UASM_i_SUBU(buf, rs, rt, rd) uasm_i_dsubu(buf, rs, rt, rd) | ||||
| # define UASM_i_LL(buf, rs, rt, off) uasm_i_lld(buf, rs, rt, off) | ||||
| # define UASM_i_SC(buf, rs, rt, off) uasm_i_scd(buf, rs, rt, off) | ||||
| # define UASM_i_LWX(buf, rs, rt, rd) uasm_i_ldx(buf, rs, rt, rd) | ||||
| # define UASM_i_SW(buf, rs, rt, off) uasm_i_sd(buf, rs, rt, off) | ||||
| #else | ||||
| # define UASM_i_ADDIU(buf, rs, rt, val) uasm_i_addiu(buf, rs, rt, val) | ||||
| # define UASM_i_ADDU(buf, rs, rt, rd) uasm_i_addu(buf, rs, rt, rd) | ||||
| # define UASM_i_LL(buf, rs, rt, off) uasm_i_ll(buf, rs, rt, off) | ||||
| # define UASM_i_LW(buf, rs, rt, off) uasm_i_lw(buf, rs, rt, off) | ||||
| # define UASM_i_SW(buf, rs, rt, off) uasm_i_sw(buf, rs, rt, off) | ||||
| # define UASM_i_LWX(buf, rs, rt, rd) uasm_i_lwx(buf, rs, rt, rd) | ||||
| # define UASM_i_MFC0(buf, rt, rd...) uasm_i_mfc0(buf, rt, rd) | ||||
| # define UASM_i_MTC0(buf, rt, rd...) uasm_i_mtc0(buf, rt, rd) | ||||
| # define UASM_i_ROTR(buf, rs, rt, sh) uasm_i_rotr(buf, rs, rt, sh) | ||||
| # define UASM_i_SC(buf, rs, rt, off) uasm_i_sc(buf, rs, rt, off) | ||||
| # define UASM_i_SLL(buf, rs, rt, sh) uasm_i_sll(buf, rs, rt, sh) | ||||
| # define UASM_i_SRA(buf, rs, rt, sh) uasm_i_sra(buf, rs, rt, sh) | ||||
| # define UASM_i_SRL(buf, rs, rt, sh) uasm_i_srl(buf, rs, rt, sh) | ||||
| # define UASM_i_SRL_SAFE(buf, rs, rt, sh) uasm_i_srl(buf, rs, rt, sh) | ||||
| # define UASM_i_ROTR(buf, rs, rt, sh) uasm_i_rotr(buf, rs, rt, sh) | ||||
| # define UASM_i_MFC0(buf, rt, rd...) uasm_i_mfc0(buf, rt, rd) | ||||
| # define UASM_i_MTC0(buf, rt, rd...) uasm_i_mtc0(buf, rt, rd) | ||||
| # define UASM_i_ADDIU(buf, rs, rt, val) uasm_i_addiu(buf, rs, rt, val) | ||||
| # define UASM_i_ADDU(buf, rs, rt, rd) uasm_i_addu(buf, rs, rt, rd) | ||||
| # define UASM_i_SUBU(buf, rs, rt, rd) uasm_i_subu(buf, rs, rt, rd) | ||||
| # define UASM_i_LL(buf, rs, rt, off) uasm_i_ll(buf, rs, rt, off) | ||||
| # define UASM_i_SC(buf, rs, rt, off) uasm_i_sc(buf, rs, rt, off) | ||||
| # define UASM_i_LWX(buf, rs, rt, rd) uasm_i_lwx(buf, rs, rt, rd) | ||||
| # define UASM_i_SW(buf, rs, rt, off) uasm_i_sw(buf, rs, rt, off) | ||||
| #endif | ||||
| 
 | ||||
| #define uasm_i_b(buf, off) uasm_i_beq(buf, 0, 0, off) | ||||
|  | @ -183,19 +185,10 @@ static inline void __uasminit uasm_l##lb(struct uasm_label **lab, u32 *addr) \ | |||
| #define uasm_i_beqzl(buf, rs, off) uasm_i_beql(buf, rs, 0, off) | ||||
| #define uasm_i_bnez(buf, rs, off) uasm_i_bne(buf, rs, 0, off) | ||||
| #define uasm_i_bnezl(buf, rs, off) uasm_i_bnel(buf, rs, 0, off) | ||||
| #define uasm_i_ehb(buf) uasm_i_sll(buf, 0, 0, 3) | ||||
| #define uasm_i_move(buf, a, b) UASM_i_ADDU(buf, a, 0, b) | ||||
| #define uasm_i_nop(buf) uasm_i_sll(buf, 0, 0, 0) | ||||
| #define uasm_i_ssnop(buf) uasm_i_sll(buf, 0, 0, 1) | ||||
| #define uasm_i_ehb(buf) uasm_i_sll(buf, 0, 0, 3) | ||||
| 
 | ||||
| static inline void uasm_i_dsrl_safe(u32 **p, unsigned int a1, | ||||
| 				    unsigned int a2, unsigned int a3) | ||||
| { | ||||
| 	if (a3 < 32) | ||||
| 		uasm_i_dsrl(p, a1, a2, a3); | ||||
| 	else | ||||
| 		uasm_i_dsrl32(p, a1, a2, a3 - 32); | ||||
| } | ||||
| 
 | ||||
| static inline void uasm_i_drotr_safe(u32 **p, unsigned int a1, | ||||
| 				     unsigned int a2, unsigned int a3) | ||||
|  | @ -215,6 +208,15 @@ static inline void uasm_i_dsll_safe(u32 **p, unsigned int a1, | |||
| 		uasm_i_dsll32(p, a1, a2, a3 - 32); | ||||
| } | ||||
| 
 | ||||
| static inline void uasm_i_dsrl_safe(u32 **p, unsigned int a1, | ||||
| 				    unsigned int a2, unsigned int a3) | ||||
| { | ||||
| 	if (a3 < 32) | ||||
| 		uasm_i_dsrl(p, a1, a2, a3); | ||||
| 	else | ||||
| 		uasm_i_dsrl32(p, a1, a2, a3 - 32); | ||||
| } | ||||
| 
 | ||||
| /* Handle relocations. */ | ||||
| struct uasm_reloc { | ||||
| 	u32 *addr; | ||||
|  | @ -234,16 +236,16 @@ void uasm_copy_handler(struct uasm_reloc *rel, struct uasm_label *lab, | |||
| int uasm_insn_has_bdelay(struct uasm_reloc *rel, u32 *addr); | ||||
| 
 | ||||
| /* Convenience functions for labeled branches. */ | ||||
| void uasm_il_bltz(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid); | ||||
| void uasm_il_b(u32 **p, struct uasm_reloc **r, int lid); | ||||
| void uasm_il_beqz(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid); | ||||
| void uasm_il_beqzl(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid); | ||||
| void uasm_il_bne(u32 **p, struct uasm_reloc **r, unsigned int reg1, | ||||
| 		 unsigned int reg2, int lid); | ||||
| void uasm_il_bnez(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid); | ||||
| void uasm_il_bgezl(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid); | ||||
| void uasm_il_bgez(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid); | ||||
| void uasm_il_bbit0(u32 **p, struct uasm_reloc **r, unsigned int reg, | ||||
| 		   unsigned int bit, int lid); | ||||
| void uasm_il_bbit1(u32 **p, struct uasm_reloc **r, unsigned int reg, | ||||
| 		   unsigned int bit, int lid); | ||||
| void uasm_il_beqz(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid); | ||||
| void uasm_il_beqzl(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid); | ||||
| void uasm_il_bgezl(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid); | ||||
| void uasm_il_bgez(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid); | ||||
| void uasm_il_bltz(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid); | ||||
| void uasm_il_bne(u32 **p, struct uasm_reloc **r, unsigned int reg1, | ||||
| 		 unsigned int reg2, int lid); | ||||
| void uasm_il_bnez(u32 **p, struct uasm_reloc **r, unsigned int reg, int lid); | ||||
|  |  | |||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue
	
	 Steven J. Hill
				Steven J. Hill