| 
									
										
										
										
											2005-04-16 15:20:36 -07:00
										 |  |  | /*
 | 
					
						
							|  |  |  |  *	Precise Delay Loops for SuperH | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  *	Copyright (C) 1999 Niibe Yutaka & Kaz Kojima | 
					
						
							|  |  |  |  */ | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #include <linux/sched.h>
 | 
					
						
							|  |  |  | #include <linux/delay.h>
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | void __delay(unsigned long loops) | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  | 	__asm__ __volatile__( | 
					
						
							| 
									
										
										
										
											2010-11-11 18:26:31 +00:00
										 |  |  | 		/*
 | 
					
						
							|  |  |  | 		 * ST40-300 appears to have an issue with this code, | 
					
						
							|  |  |  | 		 * normally taking two cycles each loop, as with all | 
					
						
							|  |  |  | 		 * other SH variants. If however the branch and the | 
					
						
							|  |  |  | 		 * delay slot straddle an 8 byte boundary, this increases | 
					
						
							|  |  |  | 		 * to 3 cycles. | 
					
						
							|  |  |  | 		 * This align directive ensures this doesn't occur. | 
					
						
							|  |  |  | 		 */ | 
					
						
							|  |  |  | 		".balign 8\n\t" | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2005-04-16 15:20:36 -07:00
										 |  |  | 		"tst	%0, %0\n\t" | 
					
						
							|  |  |  | 		"1:\t" | 
					
						
							|  |  |  | 		"bf/s	1b\n\t" | 
					
						
							|  |  |  | 		" dt	%0" | 
					
						
							|  |  |  | 		: "=r" (loops) | 
					
						
							|  |  |  | 		: "0" (loops) | 
					
						
							|  |  |  | 		: "t"); | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | inline void __const_udelay(unsigned long xloops) | 
					
						
							|  |  |  | { | 
					
						
							| 
									
										
										
										
											2009-08-24 18:18:50 +09:00
										 |  |  | 	xloops *= 4; | 
					
						
							| 
									
										
										
										
											2005-04-16 15:20:36 -07:00
										 |  |  | 	__asm__("dmulu.l	%0, %2\n\t" | 
					
						
							|  |  |  | 		"sts	mach, %0" | 
					
						
							|  |  |  | 		: "=r" (xloops) | 
					
						
							| 
									
										
										
										
											2007-05-08 20:45:46 +09:00
										 |  |  | 		: "0" (xloops), | 
					
						
							| 
									
										
										
										
											2009-08-24 18:18:50 +09:00
										 |  |  | 		  "r" (cpu_data[raw_smp_processor_id()].loops_per_jiffy * (HZ/4)) | 
					
						
							| 
									
										
										
										
											2005-04-16 15:20:36 -07:00
										 |  |  | 		: "macl", "mach"); | 
					
						
							| 
									
										
										
										
											2009-08-24 18:18:50 +09:00
										 |  |  | 	__delay(++xloops); | 
					
						
							| 
									
										
										
										
											2005-04-16 15:20:36 -07:00
										 |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | void __udelay(unsigned long usecs) | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  | 	__const_udelay(usecs * 0x000010c6);  /* 2**32 / 1000000 */ | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | void __ndelay(unsigned long nsecs) | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  | 	__const_udelay(nsecs * 0x00000005); | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 |