2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								/*
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								 * Device Tree Source for AMCC Katmai eval board
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								 *
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								 * Copyright (c) 2006, 2007 IBM Corp.
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								 * Benjamin Herrenschmidt <benh@kernel.crashing.org>
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								 *
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								 * Copyright (c) 2006, 2007 IBM Corp.
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								 * Josh Boyer <jwboyer@linux.vnet.ibm.com>
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								 *
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								 * This file is licensed under the terms of the GNU General Public
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								 * License version 2.  This program is licensed "as is" without
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								 * any warranty of any kind, whether express or implied.
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								 */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
								/dts-v1/;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								/ {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
									#address-cells = <2>;
							 | 
						
					
						
							
								
									
										
										
										
											2009-10-22 21:14:03 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
									#size-cells = <2>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
									model = "amcc,katmai";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
									compatible = "amcc,katmai";
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
									dcr-parent = <&{/cpus/cpu@0}>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-15 18:55:16 +11:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
									aliases {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										ethernet0 = &EMAC0;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										serial0 = &UART0;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										serial1 = &UART1;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										serial2 = &UART2;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
									};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
									cpus {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										#address-cells = <1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										#size-cells = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-06 13:20:05 -06:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
										cpu@0 {
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
											device_type = "cpu";
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-06 13:20:05 -06:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											model = "PowerPC,440SPe";
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											reg = <0x00000000>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
											clock-frequency = <0>; /* Filled in by zImage */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											timebase-frequency = <0>; /* Filled in by zImage */
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											i-cache-line-size = <32>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											d-cache-line-size = <32>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											i-cache-size = <32768>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											d-cache-size = <32768>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
											dcr-controller;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											dcr-access-method = "native";
							 | 
						
					
						
							
								
									
										
										
										
											2010-05-06 21:43:43 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											reset-type = <2>;	/* Use chip-reset */
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
										};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
									};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
									memory {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										device_type = "memory";
							 | 
						
					
						
							
								
									
										
										
										
											2009-10-22 21:14:03 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
										reg = <0x0 0x00000000 0x0 0x00000000>; /* Filled in by U-Boot */
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
									};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
									UIC0: interrupt-controller0 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										compatible = "ibm,uic-440spe","ibm,uic";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										interrupt-controller;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										cell-index = <0>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
										dcr-reg = <0x0c0 0x009>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
										#address-cells = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										#size-cells = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										#interrupt-cells = <2>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
									};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
									UIC1: interrupt-controller1 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										compatible = "ibm,uic-440spe","ibm,uic";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										interrupt-controller;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										cell-index = <1>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
										dcr-reg = <0x0d0 0x009>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
										#address-cells = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										#size-cells = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										#interrupt-cells = <2>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
										interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
										interrupt-parent = <&UIC0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
									};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
									UIC2: interrupt-controller2 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										compatible = "ibm,uic-440spe","ibm,uic";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										interrupt-controller;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										cell-index = <2>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
										dcr-reg = <0x0e0 0x009>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
										#address-cells = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										#size-cells = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										#interrupt-cells = <2>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
										interrupts = <0xa 0x4 0xb 0x4>; /* cascade */
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
										interrupt-parent = <&UIC0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
									};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
									UIC3: interrupt-controller3 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										compatible = "ibm,uic-440spe","ibm,uic";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										interrupt-controller;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										cell-index = <3>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
										dcr-reg = <0x0f0 0x009>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
										#address-cells = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										#size-cells = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										#interrupt-cells = <2>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
										interrupts = <0x10 0x4 0x11 0x4>; /* cascade */
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
										interrupt-parent = <&UIC0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
									};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
									SDR0: sdr {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										compatible = "ibm,sdr-440spe";
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
										dcr-reg = <0x00e 0x002>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
									};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
									CPR0: cpr {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										compatible = "ibm,cpr-440spe";
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
										dcr-reg = <0x00c 0x002>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
									};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2009-12-11 03:39:53 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
									MQ0: mq {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										compatible = "ibm,mq-440spe";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										dcr-reg = <0x040 0x020>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
									};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
									plb {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										compatible = "ibm,plb-440spe", "ibm,plb-440gp", "ibm,plb4";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										#address-cells = <2>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										#size-cells = <1>;
							 | 
						
					
						
							
								
									
										
										
										
											2009-10-22 21:14:03 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
										/*        addr-child     addr-parent    size */
							 | 
						
					
						
							
								
									
										
										
										
											2009-12-11 03:39:53 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
										ranges = <0x4 0x00100000 0x4 0x00100000 0x00001000
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											  0x4 0x00200000 0x4 0x00200000 0x00000400
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											  0x4 0xe0000000 0x4 0xe0000000 0x20000000
							 | 
						
					
						
							
								
									
										
										
										
											2009-10-22 21:14:03 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											  0xc 0x00000000 0xc 0x00000000 0x20000000
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											  0xd 0x00000000 0xd 0x00000000 0x80000000
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											  0xd 0x80000000 0xd 0x80000000 0x80000000
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											  0xe 0x00000000 0xe 0x00000000 0x80000000
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											  0xe 0x80000000 0xe 0x80000000 0x80000000
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											  0xf 0x00000000 0xf 0x00000000 0x80000000
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											  0xf 0x80000000 0xf 0x80000000 0x80000000>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
										clock-frequency = <0>; /* Filled in by zImage */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										SDRAM0: sdram {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											compatible = "ibm,sdram-440spe", "ibm,sdram-405gp";
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											dcr-reg = <0x010 0x002>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
										};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										MAL0: mcmal {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											compatible = "ibm,mcmal-440spe", "ibm,mcmal2";
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											dcr-reg = <0x180 0x062>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
											num-tx-chans = <2>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											num-rx-chans = <1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											interrupt-parent = <&MAL0>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											interrupts = <0x0 0x1 0x2 0x3 0x4>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#interrupt-cells = <1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#address-cells = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#size-cells = <0>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											interrupt-map = </*TXEOB*/ 0x0 &UIC1 0x6 0x4
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													 /*RXEOB*/ 0x1 &UIC1 0x7 0x4
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													 /*SERR*/  0x2 &UIC1 0x1 0x4
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													 /*TXDE*/  0x3 &UIC1 0x2 0x4
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													 /*RXDE*/  0x4 &UIC1 0x3 0x4>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
										};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										POB0: opb {
							 | 
						
					
						
							
								
									
										
										
										
											2008-02-22 02:21:37 +11:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											compatible = "ibm,opb-440spe", "ibm,opb-440gp", "ibm,opb";
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#address-cells = <1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#size-cells = <1>;
							 | 
						
					
						
							
								
									
										
										
										
											2010-01-26 05:56:30 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											ranges = <0xe0000000 0x00000004 0xe0000000 0x20000000>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-02-22 02:21:37 +11:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											clock-frequency = <0>; /* Filled in by zImage */
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											EBC0: ebc {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												compatible = "ibm,ebc-440spe", "ibm,ebc-440gp", "ibm,ebc";
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												dcr-reg = <0x012 0x002>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
												#address-cells = <2>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												#size-cells = <1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												clock-frequency = <0>; /* Filled in by zImage */
							 | 
						
					
						
							
								
									
										
										
										
											2010-01-26 05:56:30 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												/* ranges property is supplied by U-Boot */
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												interrupts = <0x5 0x1>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
												interrupt-parent = <&UIC1>;
							 | 
						
					
						
							
								
									
										
										
										
											2010-01-26 05:56:30 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												nor_flash@0,0 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													compatible = "cfi-flash";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													bank-width = <2>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													reg = <0x00000000 0x00000000 0x01000000>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													#address-cells = <1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													#size-cells = <1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													partition@0 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
														label = "kernel";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
														reg = <0x00000000 0x001e0000>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													partition@1e0000 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
														label = "dtb";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
														reg = <0x001e0000 0x00020000>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													partition@200000 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
														label = "root";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
														reg = <0x00200000 0x00200000>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													partition@400000 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
														label = "user";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
														reg = <0x00400000 0x00b60000>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													partition@f60000 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
														label = "env";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
														reg = <0x00f60000 0x00040000>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													partition@fa0000 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
														label = "u-boot";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
														reg = <0x00fa0000 0x00060000>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												};
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
											};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2010-01-26 05:56:30 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											UART0: serial@f0000200 {
							 | 
						
					
						
							
								
									
										
										
										
											2008-02-22 02:21:37 +11:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												device_type = "serial";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												compatible = "ns16550";
							 | 
						
					
						
							
								
									
										
										
										
											2010-01-26 05:56:30 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												reg = <0xf0000200 0x00000008>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												virtual-reg = <0xa0000200>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-02-22 02:21:37 +11:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												clock-frequency = <0>; /* Filled in by zImage */
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												current-speed = <115200>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-02-22 02:21:37 +11:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												interrupt-parent = <&UIC0>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												interrupts = <0x0 0x4>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-02-22 02:21:37 +11:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											};
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2010-01-26 05:56:30 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											UART1: serial@f0000300 {
							 | 
						
					
						
							
								
									
										
										
										
											2008-02-22 02:21:37 +11:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												device_type = "serial";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												compatible = "ns16550";
							 | 
						
					
						
							
								
									
										
										
										
											2010-01-26 05:56:30 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												reg = <0xf0000300 0x00000008>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												virtual-reg = <0xa0000300>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-02-22 02:21:37 +11:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												clock-frequency = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												current-speed = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												interrupt-parent = <&UIC0>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												interrupts = <0x1 0x4>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-02-22 02:21:37 +11:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											};
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2010-01-26 05:56:30 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											UART2: serial@f0000600 {
							 | 
						
					
						
							
								
									
										
										
										
											2008-02-22 02:21:37 +11:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												device_type = "serial";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												compatible = "ns16550";
							 | 
						
					
						
							
								
									
										
										
										
											2010-01-26 05:56:30 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												reg = <0xf0000600 0x00000008>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												virtual-reg = <0xa0000600>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-02-22 02:21:37 +11:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												clock-frequency = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												current-speed = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												interrupt-parent = <&UIC1>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												interrupts = <0x5 0x4>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-02-22 02:21:37 +11:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											};
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2010-01-26 05:56:30 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											IIC0: i2c@f0000400 {
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
												compatible = "ibm,iic-440spe", "ibm,iic-440gp", "ibm,iic";
							 | 
						
					
						
							
								
									
										
										
										
											2010-01-26 05:56:30 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												reg = <0xf0000400 0x00000014>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
												interrupt-parent = <&UIC0>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												interrupts = <0x2 0x4>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
											};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2010-01-26 05:56:30 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											IIC1: i2c@f0000500 {
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
												compatible = "ibm,iic-440spe", "ibm,iic-440gp", "ibm,iic";
							 | 
						
					
						
							
								
									
										
										
										
											2010-01-26 05:56:30 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												reg = <0xf0000500 0x00000014>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
												interrupt-parent = <&UIC0>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												interrupts = <0x3 0x4>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
											};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2010-01-26 05:56:30 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											EMAC0: ethernet@f0000800 {
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												linux,network-index = <0x0>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
												device_type = "network";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												compatible = "ibm,emac-440spe", "ibm,emac4";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												interrupt-parent = <&UIC1>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												interrupts = <0x1c 0x4 0x1d 0x4>;
							 | 
						
					
						
							
								
									
										
										
										
											2010-01-26 05:56:30 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												reg = <0xf0000800 0x00000074>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
												local-mac-address = [000000000000];
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												mal-device = <&MAL0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												mal-tx-channel = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												mal-rx-channel = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												cell-index = <0>;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												max-frame-size = <9000>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												rx-fifo-size = <4096>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												tx-fifo-size = <2048>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
												phy-mode = "gmii";
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												phy-map = <0x00000000>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
												has-inverted-stacr-oc;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												has-new-stacr-staopc;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										PCIX0: pci@c0ec00000 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											device_type = "pci";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#interrupt-cells = <1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#size-cells = <2>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#address-cells = <3>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											compatible = "ibm,plb-pcix-440spe", "ibm,plb-pcix";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											primary;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											large-inbound-windows;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											enable-msi-hole;
							 | 
						
					
						
							
								
									
										
										
										
											2010-01-26 05:56:30 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											reg = <0x0000000c 0x0ec00000 0x00000008   /* Config space access */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											       0x00000000 0x00000000 0x00000000   /* no IACK cycles */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											       0x0000000c 0x0ed00000 0x00000004   /* Special cycles */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											       0x0000000c 0x0ec80000 0x00000100   /* Internal registers */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											       0x0000000c 0x0ec80100 0x000000fc>; /* Internal messaging registers */
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											/* Outbound ranges, one memory and one IO,
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * later cannot be changed
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 */
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											ranges = <0x02000000 0x00000000 0x80000000 0x0000000d 0x80000000 0x00000000 0x80000000
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												  0x01000000 0x00000000 0x00000000 0x0000000c 0x08000000 0x00000000 0x00010000>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2009-11-23 13:06:13 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											/* Inbound 4GB range starting at 0 */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x1 0x00000000>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											/* This drives busses 0 to 0xf */
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											bus-range = <0x0 0xf>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											/*
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * On Katmai, the following PCI-X interrupts signals
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * have to be enabled via jumpers (only INTA is
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * enabled per default):
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 *
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * INTB: J3: 1-2
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * INTC: J2: 1-2
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * INTD: J1: 1-2
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 */
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
											interrupt-map = <
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												/* IDSEL 1 */
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												0x800 0x0 0x0 0x1 &UIC1 0x14 0x8
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												0x800 0x0 0x0 0x2 &UIC1 0x13 0x8
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												0x800 0x0 0x0 0x3 &UIC1 0x12 0x8
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												0x800 0x0 0x0 0x4 &UIC1 0x11 0x8
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
											>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										PCIE0: pciex@d00000000 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											device_type = "pci";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#interrupt-cells = <1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#size-cells = <2>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#address-cells = <3>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:38 +11:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											compatible = "ibm,plb-pciex-440spe", "ibm,plb-pciex";
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
											primary;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											port = <0x0>; /* port number */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											reg = <0x0000000d 0x00000000 0x20000000	/* Config space access */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											       0x0000000c 0x10000000 0x00001000>;	/* Registers */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											dcr-reg = <0x100 0x020>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											sdr-base = <0x300>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											/* Outbound ranges, one memory and one IO,
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * later cannot be changed
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 */
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											ranges = <0x02000000 0x00000000 0x80000000 0x0000000e 0x00000000 0x00000000 0x80000000
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												  0x01000000 0x00000000 0x00000000 0x0000000f 0x80000000 0x00000000 0x00010000>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2009-11-23 13:06:13 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											/* Inbound 4GB range starting at 0 */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x1 0x00000000>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2009-11-23 13:06:13 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											/* This drives busses 0x10 to 0x1f */
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											bus-range = <0x10 0x1f>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											/* Legacy interrupts (note the weird polarity, the bridge seems
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * to invert PCIe legacy interrupts).
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * We are de-swizzling here because the numbers are actually for
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * port of the root complex virtual P2P bridge. But I want
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * to avoid putting a node for it in the tree, so the numbers
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * below are basically de-swizzled numbers.
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * The real slot is on idsel 0, so the swizzling is 1:1
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 */
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											interrupt-map-mask = <0x0 0x0 0x0 0x7>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
											interrupt-map = <
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												0x0 0x0 0x0 0x1 &UIC3 0x0 0x4 /* swizzled int A */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												0x0 0x0 0x0 0x2 &UIC3 0x1 0x4 /* swizzled int B */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												0x0 0x0 0x0 0x3 &UIC3 0x2 0x4 /* swizzled int C */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												0x0 0x0 0x0 0x4 &UIC3 0x3 0x4 /* swizzled int D */>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
										};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										PCIE1: pciex@d20000000 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											device_type = "pci";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#interrupt-cells = <1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#size-cells = <2>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#address-cells = <3>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:38 +11:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											compatible = "ibm,plb-pciex-440spe", "ibm,plb-pciex";
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
											primary;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											port = <0x1>; /* port number */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											reg = <0x0000000d 0x20000000 0x20000000	/* Config space access */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											       0x0000000c 0x10001000 0x00001000>;	/* Registers */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											dcr-reg = <0x120 0x020>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											sdr-base = <0x340>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											/* Outbound ranges, one memory and one IO,
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * later cannot be changed
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 */
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											ranges = <0x02000000 0x00000000 0x80000000 0x0000000e 0x80000000 0x00000000 0x80000000
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												  0x01000000 0x00000000 0x00000000 0x0000000f 0x80010000 0x00000000 0x00010000>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2009-11-23 13:06:13 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											/* Inbound 4GB range starting at 0 */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x1 0x00000000>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2009-11-23 13:06:13 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											/* This drives busses 0x20 to 0x2f */
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											bus-range = <0x20 0x2f>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											/* Legacy interrupts (note the weird polarity, the bridge seems
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * to invert PCIe legacy interrupts).
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * We are de-swizzling here because the numbers are actually for
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * port of the root complex virtual P2P bridge. But I want
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * to avoid putting a node for it in the tree, so the numbers
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * below are basically de-swizzled numbers.
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * The real slot is on idsel 0, so the swizzling is 1:1
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 */
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											interrupt-map-mask = <0x0 0x0 0x0 0x7>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
											interrupt-map = <
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												0x0 0x0 0x0 0x1 &UIC3 0x4 0x4 /* swizzled int A */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												0x0 0x0 0x0 0x2 &UIC3 0x5 0x4 /* swizzled int B */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												0x0 0x0 0x0 0x3 &UIC3 0x6 0x4 /* swizzled int C */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												0x0 0x0 0x0 0x4 &UIC3 0x7 0x4 /* swizzled int D */>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
										};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										PCIE2: pciex@d40000000 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											device_type = "pci";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#interrupt-cells = <1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#size-cells = <2>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#address-cells = <3>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:38 +11:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											compatible = "ibm,plb-pciex-440spe", "ibm,plb-pciex";
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
											primary;
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											port = <0x2>; /* port number */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											reg = <0x0000000d 0x40000000 0x20000000	/* Config space access */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											       0x0000000c 0x10002000 0x00001000>;	/* Registers */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											dcr-reg = <0x140 0x020>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											sdr-base = <0x370>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											/* Outbound ranges, one memory and one IO,
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * later cannot be changed
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 */
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											ranges = <0x02000000 0x00000000 0x80000000 0x0000000f 0x00000000 0x00000000 0x80000000
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												  0x01000000 0x00000000 0x00000000 0x0000000f 0x80020000 0x00000000 0x00010000>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2009-11-23 13:06:13 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											/* Inbound 4GB range starting at 0 */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x1 0x00000000>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2009-11-23 13:06:13 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											/* This drives busses 0x30 to 0x3f */
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											bus-range = <0x30 0x3f>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											/* Legacy interrupts (note the weird polarity, the bridge seems
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * to invert PCIe legacy interrupts).
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * We are de-swizzling here because the numbers are actually for
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * port of the root complex virtual P2P bridge. But I want
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * to avoid putting a node for it in the tree, so the numbers
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * below are basically de-swizzled numbers.
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 * The real slot is on idsel 0, so the swizzling is 1:1
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											 */
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
											interrupt-map-mask = <0x0 0x0 0x0 0x7>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
											interrupt-map = <
							 | 
						
					
						
							
								
									
										
										
										
											2008-05-15 16:46:39 +10:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
												0x0 0x0 0x0 0x1 &UIC3 0x8 0x4 /* swizzled int A */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												0x0 0x0 0x0 0x2 &UIC3 0x9 0x4 /* swizzled int B */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												0x0 0x0 0x0 0x3 &UIC3 0xa 0x4 /* swizzled int C */
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												0x0 0x0 0x0 0x4 &UIC3 0xb 0x4 /* swizzled int D */>;
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
										};
							 | 
						
					
						
							
								
									
										
										
										
											2009-12-11 03:39:53 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2011-03-29 23:10:24 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
										MSI: ppc4xx-msi@400300000 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												compatible = "amcc,ppc4xx-msi", "ppc4xx-msi";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												reg = < 0x4 0x00300000 0x100>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												sdr-base = <0x3B0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												msi-data = <0x00000000>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												msi-mask = <0x44440000>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												interrupt-count = <3>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												interrupts =<0 1 2 3>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												interrupt-parent = <&UIC0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												#interrupt-cells = <1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												#address-cells = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												#size-cells = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												interrupt-map = <0 &UIC0 0xC 1
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													1 &UIC0 0x0D 1
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													2 &UIC0 0x0E 1
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
													3 &UIC0 0x0F 1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							
								
									
										
										
										
											2009-12-11 03:39:53 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
										I2O: i2o@400100000 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											compatible = "ibm,i2o-440spe";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											reg = <0x00000004 0x00100000 0x100>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											dcr-reg = <0x060 0x020>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										DMA0: dma0@400100100 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											compatible = "ibm,dma-440spe";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											cell-index = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											reg = <0x00000004 0x00100100 0x100>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											dcr-reg = <0x060 0x020>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											interrupt-parent = <&DMA0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											interrupts = <0 1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#interrupt-cells = <1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#address-cells = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#size-cells = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											interrupt-map = <
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												0 &UIC0 0x14 4
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												1 &UIC1 0x16 4>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										DMA1: dma1@400100200 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											compatible = "ibm,dma-440spe";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											cell-index = <1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											reg = <0x00000004 0x00100200 0x100>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											dcr-reg = <0x060 0x020>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											interrupt-parent = <&DMA1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											interrupts = <0 1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#interrupt-cells = <1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#address-cells = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											#size-cells = <0>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											interrupt-map = <
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												0 &UIC0 0x16 4
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
												1 &UIC1 0x16 4>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										xor-accel@400200000 {
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											compatible = "amcc,xor-accelerator";
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											reg = <0x00000004 0x00200000 0x400>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											interrupt-parent = <&UIC1>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
											interrupts = <0x1f 4>;
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
										};
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
									};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
									chosen {
							 | 
						
					
						
							
								
									
										
										
										
											2010-01-26 05:56:30 +00:00
										 
									 
								 
							 | 
							
								
									
										
									
								
							 | 
							
								
							 | 
							
							
										linux,stdout-path = "/plb/opb/serial@f0000200";
							 | 
						
					
						
							
								
									
										
										
										
											2007-12-21 15:39:34 +11:00
										 
									 
								 
							 | 
							
								
							 | 
							
								
							 | 
							
							
									};
							 | 
						
					
						
							| 
								
							 | 
							
								
							 | 
							
								
							 | 
							
							
								};
							 |