| 
									
										
										
										
											2012-09-20 17:06:08 +02:00
										 |  |  | /dts-v1/; | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2012-10-17 16:38:21 -06:00
										 |  |  | #include "tegra20-tamonten.dtsi" | 
					
						
							| 
									
										
										
										
											2012-09-20 17:06:08 +02:00
										 |  |  | 
 | 
					
						
							|  |  |  | / { | 
					
						
							|  |  |  | 	model = "Avionic Design Medcom-Wide board"; | 
					
						
							|  |  |  | 	compatible = "ad,medcom-wide", "ad,tamonten", "nvidia,tegra20"; | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-03-12 16:40:51 -07:00
										 |  |  | 	pwm { | 
					
						
							|  |  |  | 		status = "okay"; | 
					
						
							|  |  |  | 	}; | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2012-09-20 17:06:08 +02:00
										 |  |  | 	i2c@7000c000 { | 
					
						
							|  |  |  | 		wm8903: wm8903@1a { | 
					
						
							|  |  |  | 			compatible = "wlf,wm8903"; | 
					
						
							|  |  |  | 			reg = <0x1a>; | 
					
						
							|  |  |  | 			interrupt-parent = <&gpio>; | 
					
						
							| 
									
										
										
										
											2013-02-13 12:51:51 -07:00
										 |  |  | 			interrupts = <TEGRA_GPIO(X, 3) IRQ_TYPE_LEVEL_HIGH>; | 
					
						
							| 
									
										
										
										
											2012-09-20 17:06:08 +02:00
										 |  |  | 
 | 
					
						
							|  |  |  | 			gpio-controller; | 
					
						
							|  |  |  | 			#gpio-cells = <2>; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 			micdet-cfg = <0>; | 
					
						
							|  |  |  | 			micdet-delay = <100>; | 
					
						
							|  |  |  | 			gpio-cfg = <0xffffffff | 
					
						
							|  |  |  | 				    0xffffffff | 
					
						
							|  |  |  | 				    0 | 
					
						
							|  |  |  | 				    0xffffffff | 
					
						
							|  |  |  | 				    0xffffffff>; | 
					
						
							|  |  |  | 		}; | 
					
						
							|  |  |  | 	}; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	backlight { | 
					
						
							|  |  |  | 		compatible = "pwm-backlight"; | 
					
						
							|  |  |  | 		pwms = <&pwm 0 5000000>; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 		brightness-levels = <0 4 8 16 32 64 128 255>; | 
					
						
							|  |  |  | 		default-brightness-level = <6>; | 
					
						
							|  |  |  | 	}; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	sound { | 
					
						
							|  |  |  | 		compatible = "ad,tegra-audio-wm8903-medcom-wide", | 
					
						
							|  |  |  | 			     "nvidia,tegra-audio-wm8903"; | 
					
						
							|  |  |  | 		nvidia,model = "Avionic Design Medcom-Wide"; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 		nvidia,audio-routing = | 
					
						
							|  |  |  | 			"Headphone Jack", "HPOUTR", | 
					
						
							|  |  |  | 			"Headphone Jack", "HPOUTL", | 
					
						
							|  |  |  | 			"Int Spk", "ROP", | 
					
						
							|  |  |  | 			"Int Spk", "RON", | 
					
						
							|  |  |  | 			"Int Spk", "LOP", | 
					
						
							|  |  |  | 			"Int Spk", "LON", | 
					
						
							|  |  |  | 			"Mic Jack", "MICBIAS", | 
					
						
							|  |  |  | 			"IN1L", "Mic Jack"; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 		nvidia,i2s-controller = <&tegra_i2s1>; | 
					
						
							|  |  |  | 		nvidia,audio-codec = <&wm8903>; | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-02-12 17:25:15 -07:00
										 |  |  | 		nvidia,spkr-en-gpios = <&wm8903 2 GPIO_ACTIVE_HIGH>; | 
					
						
							|  |  |  | 		nvidia,hp-det-gpios = <&gpio TEGRA_GPIO(W, 2) GPIO_ACTIVE_HIGH>; | 
					
						
							| 
									
										
										
										
											2013-03-26 16:45:52 -06:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-05-22 19:45:32 +03:00
										 |  |  | 		clocks = <&tegra_car TEGRA20_CLK_PLL_A>, | 
					
						
							|  |  |  | 			 <&tegra_car TEGRA20_CLK_PLL_A_OUT0>, | 
					
						
							|  |  |  | 			 <&tegra_car TEGRA20_CLK_CDEV1>; | 
					
						
							| 
									
										
										
										
											2013-03-26 16:45:52 -06:00
										 |  |  | 		clock-names = "pll_a", "pll_a_out0", "mclk"; | 
					
						
							| 
									
										
										
										
											2012-09-20 17:06:08 +02:00
										 |  |  | 	}; | 
					
						
							|  |  |  | }; |