| 
									
										
										
										
											2014-02-28 15:16:50 -06:00
										 |  |  | /******************************************************************************
 | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * Copyright(c) 2009-2014  Realtek Corporation. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * This program is free software; you can redistribute it and/or modify it | 
					
						
							|  |  |  |  * under the terms of version 2 of the GNU General Public License as | 
					
						
							|  |  |  |  * published by the Free Software Foundation. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * This program is distributed in the hope that it will be useful, but WITHOUT | 
					
						
							|  |  |  |  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | 
					
						
							|  |  |  |  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for | 
					
						
							|  |  |  |  * more details. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * The full GNU General Public License is included in this distribution in the | 
					
						
							|  |  |  |  * file called LICENSE. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * Contact Information: | 
					
						
							|  |  |  |  * wlanfae <wlanfae@realtek.com> | 
					
						
							|  |  |  |  * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park, | 
					
						
							|  |  |  |  * Hsinchu 300, Taiwan. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * Larry Finger <Larry.Finger@lwfinger.net> | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  *****************************************************************************/ | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #ifndef __RTL8723BE_PHY_H__
 | 
					
						
							|  |  |  | #define __RTL8723BE_PHY_H__
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2014-09-26 16:40:25 -05:00
										 |  |  | /* MAX_TX_COUNT must always set to 4, otherwise read efuse table sequence
 | 
					
						
							|  |  |  |  * will be wrong. | 
					
						
							|  |  |  |  */ | 
					
						
							| 
									
										
										
										
											2014-02-28 15:16:50 -06:00
										 |  |  | #define MAX_TX_COUNT		4
 | 
					
						
							|  |  |  | #define	TX_1S			0
 | 
					
						
							|  |  |  | #define	TX_2S			1
 | 
					
						
							| 
									
										
										
										
											2014-09-26 16:40:25 -05:00
										 |  |  | #define	TX_3S			2
 | 
					
						
							|  |  |  | #define	TX_4S			3
 | 
					
						
							| 
									
										
										
										
											2014-02-28 15:16:50 -06:00
										 |  |  | 
 | 
					
						
							|  |  |  | #define	MAX_POWER_INDEX		0x3F
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #define MAX_PRECMD_CNT			16
 | 
					
						
							|  |  |  | #define MAX_RFDEPENDCMD_CNT		16
 | 
					
						
							| 
									
										
										
										
											2014-09-26 16:40:25 -05:00
										 |  |  | #define MAX_POSTCMD_CNT			16
 | 
					
						
							| 
									
										
										
										
											2014-02-28 15:16:50 -06:00
										 |  |  | 
 | 
					
						
							|  |  |  | #define MAX_DOZE_WAITING_TIMES_9x	64
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #define RT_CANNOT_IO(hw)		false
 | 
					
						
							|  |  |  | #define HIGHPOWER_RADIOA_ARRAYLEN	22
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2014-09-26 16:40:25 -05:00
										 |  |  | #define TARGET_CHNL_NUM_2G_5G		59
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2014-02-28 15:16:50 -06:00
										 |  |  | #define IQK_ADDA_REG_NUM		16
 | 
					
						
							|  |  |  | #define IQK_BB_REG_NUM			9
 | 
					
						
							|  |  |  | #define MAX_TOLERANCE			5
 | 
					
						
							|  |  |  | #define	IQK_DELAY_TIME			10
 | 
					
						
							|  |  |  | #define	index_mapping_NUM		15
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #define	APK_BB_REG_NUM			5
 | 
					
						
							|  |  |  | #define	APK_AFE_REG_NUM			16
 | 
					
						
							|  |  |  | #define	APK_CURVE_REG_NUM		4
 | 
					
						
							|  |  |  | #define	PATH_NUM			1
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #define LOOP_LIMIT			5
 | 
					
						
							|  |  |  | #define MAX_STALL_TIME			50
 | 
					
						
							|  |  |  | #define ANTENNADIVERSITYVALUE		0x80
 | 
					
						
							|  |  |  | #define MAX_TXPWR_IDX_NMODE_92S		63
 | 
					
						
							|  |  |  | #define RESET_CNT_LIMIT			3
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #define IQK_ADDA_REG_NUM		16
 | 
					
						
							|  |  |  | #define IQK_MAC_REG_NUM			4
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #define RF6052_MAX_PATH			2
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #define CT_OFFSET_MAC_ADDR		0X16
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #define CT_OFFSET_CCK_TX_PWR_IDX		0x5A
 | 
					
						
							|  |  |  | #define CT_OFFSET_HT401S_TX_PWR_IDX		0x60
 | 
					
						
							|  |  |  | #define CT_OFFSET_HT402S_TX_PWR_IDX_DIFF	0x66
 | 
					
						
							|  |  |  | #define CT_OFFSET_HT20_TX_PWR_IDX_DIFF		0x69
 | 
					
						
							|  |  |  | #define CT_OFFSET_OFDM_TX_PWR_IDX_DIFF		0x6C
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #define CT_OFFSET_HT40_MAX_PWR_OFFSET		0x6F
 | 
					
						
							|  |  |  | #define CT_OFFSET_HT20_MAX_PWR_OFFSET		0x72
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #define CT_OFFSET_CHANNEL_PLAH			0x75
 | 
					
						
							|  |  |  | #define CT_OFFSET_THERMAL_METER			0x78
 | 
					
						
							|  |  |  | #define CT_OFFSET_RF_OPTION			0x79
 | 
					
						
							|  |  |  | #define CT_OFFSET_VERSION			0x7E
 | 
					
						
							|  |  |  | #define CT_OFFSET_CUSTOMER_ID			0x7F
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #define RTL92C_MAX_PATH_NUM			2
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | enum baseband_config_type { | 
					
						
							|  |  |  | 	BASEBAND_CONFIG_PHY_REG = 0, | 
					
						
							|  |  |  | 	BASEBAND_CONFIG_AGC_TAB = 1, | 
					
						
							|  |  |  | }; | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2014-09-26 16:40:25 -05:00
										 |  |  | enum ant_div_type { | 
					
						
							|  |  |  | 	NO_ANTDIV		= 0xFF, | 
					
						
							|  |  |  | 	CG_TRX_HW_ANTDIV	= 0x01, | 
					
						
							|  |  |  | 	CGCS_RX_HW_ANTDIV	= 0x02, | 
					
						
							| 
									
										
										
										
											2014-02-28 15:16:50 -06:00
										 |  |  | 	FIXED_HW_ANTDIV         = 0x03, | 
					
						
							| 
									
										
										
										
											2014-09-26 16:40:25 -05:00
										 |  |  | 	CG_TRX_SMART_ANTDIV	= 0x04, | 
					
						
							|  |  |  | 	CGCS_RX_SW_ANTDIV	= 0x05, | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2014-02-28 15:16:50 -06:00
										 |  |  | }; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | u32 rtl8723be_phy_query_rf_reg(struct ieee80211_hw *hw, | 
					
						
							|  |  |  | 			       enum radio_path rfpath, | 
					
						
							|  |  |  | 			       u32 regaddr, u32 bitmask); | 
					
						
							|  |  |  | void rtl8723be_phy_set_rf_reg(struct ieee80211_hw *hw, | 
					
						
							|  |  |  | 			      enum radio_path rfpath, | 
					
						
							|  |  |  | 			      u32 regaddr, u32 bitmask, u32 data); | 
					
						
							|  |  |  | bool rtl8723be_phy_mac_config(struct ieee80211_hw *hw); | 
					
						
							|  |  |  | bool rtl8723be_phy_bb_config(struct ieee80211_hw *hw); | 
					
						
							|  |  |  | bool rtl8723be_phy_rf_config(struct ieee80211_hw *hw); | 
					
						
							|  |  |  | void rtl8723be_phy_get_hw_reg_originalvalue(struct ieee80211_hw *hw); | 
					
						
							|  |  |  | void rtl8723be_phy_get_txpower_level(struct ieee80211_hw *hw, | 
					
						
							|  |  |  | 				     long *powerlevel); | 
					
						
							|  |  |  | void rtl8723be_phy_set_txpower_level(struct ieee80211_hw *hw, | 
					
						
							|  |  |  | 				     u8 channel); | 
					
						
							|  |  |  | void rtl8723be_phy_scan_operation_backup(struct ieee80211_hw *hw, | 
					
						
							|  |  |  | 					 u8 operation); | 
					
						
							|  |  |  | void rtl8723be_phy_set_bw_mode_callback(struct ieee80211_hw *hw); | 
					
						
							|  |  |  | void rtl8723be_phy_set_bw_mode(struct ieee80211_hw *hw, | 
					
						
							|  |  |  | 			       enum nl80211_channel_type ch_type); | 
					
						
							|  |  |  | void rtl8723be_phy_sw_chnl_callback(struct ieee80211_hw *hw); | 
					
						
							|  |  |  | u8 rtl8723be_phy_sw_chnl(struct ieee80211_hw *hw); | 
					
						
							|  |  |  | void rtl8723be_phy_iq_calibrate(struct ieee80211_hw *hw, | 
					
						
							|  |  |  | 				bool b_recovery); | 
					
						
							|  |  |  | void rtl8723be_phy_lc_calibrate(struct ieee80211_hw *hw); | 
					
						
							|  |  |  | void rtl8723be_phy_set_rfpath_switch(struct ieee80211_hw *hw, bool bmain); | 
					
						
							|  |  |  | bool rtl8723be_phy_config_rf_with_headerfile(struct ieee80211_hw *hw, | 
					
						
							|  |  |  | 					     enum radio_path rfpath); | 
					
						
							|  |  |  | bool rtl8723be_phy_set_io_cmd(struct ieee80211_hw *hw, enum io_type iotype); | 
					
						
							|  |  |  | bool rtl8723be_phy_set_rf_power_state(struct ieee80211_hw *hw, | 
					
						
							|  |  |  | 				      enum rf_pwrstate rfpwr_state); | 
					
						
							|  |  |  | #endif
 |