| 
									
										
										
										
											2012-03-05 11:49:28 +00:00
										 |  |  | /*
 | 
					
						
							|  |  |  |  * Copyright (C) 2012 ARM Ltd. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * This program is free software; you can redistribute it and/or modify | 
					
						
							|  |  |  |  * it under the terms of the GNU General Public License version 2 as | 
					
						
							|  |  |  |  * published by the Free Software Foundation. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * This program is distributed in the hope that it will be useful, | 
					
						
							|  |  |  |  * but WITHOUT ANY WARRANTY; without even the implied warranty of | 
					
						
							|  |  |  |  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the | 
					
						
							|  |  |  |  * GNU General Public License for more details. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * You should have received a copy of the GNU General Public License | 
					
						
							|  |  |  |  * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 | 
					
						
							|  |  |  |  */ | 
					
						
							|  |  |  | #ifndef __ASM_CACHE_H
 | 
					
						
							|  |  |  | #define __ASM_CACHE_H
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2014-04-03 17:48:54 +01:00
										 |  |  | #include <asm/cachetype.h>
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2012-03-05 11:49:28 +00:00
										 |  |  | #define L1_CACHE_SHIFT		6
 | 
					
						
							|  |  |  | #define L1_CACHE_BYTES		(1 << L1_CACHE_SHIFT)
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | /*
 | 
					
						
							|  |  |  |  * Memory returned by kmalloc() may be used for DMA, so we must make | 
					
						
							|  |  |  |  * sure that all such allocations are cache aligned. Otherwise, | 
					
						
							|  |  |  |  * unrelated code may cause parts of the buffer to be read into the | 
					
						
							|  |  |  |  * cache before the transfer is done, causing old data to be seen by | 
					
						
							|  |  |  |  * the CPU. | 
					
						
							|  |  |  |  */ | 
					
						
							|  |  |  | #define ARCH_DMA_MINALIGN	L1_CACHE_BYTES
 | 
					
						
							| 
									
										
										
										
											2014-04-03 17:48:54 +01:00
										 |  |  | 
 | 
					
						
							|  |  |  | #ifndef __ASSEMBLY__
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2014-12-02 17:49:24 +00:00
										 |  |  | #define __read_mostly __attribute__((__section__(".data..read_mostly")))
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2014-04-03 17:48:54 +01:00
										 |  |  | static inline int cache_line_size(void) | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  | 	u32 cwg = cache_type_cwg(); | 
					
						
							|  |  |  | 	return cwg ? 4 << cwg : L1_CACHE_BYTES; | 
					
						
							|  |  |  | } | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #endif	/* __ASSEMBLY__ */
 | 
					
						
							| 
									
										
										
										
											2012-03-05 11:49:28 +00:00
										 |  |  | 
 | 
					
						
							|  |  |  | #endif
 |