29 lines
873 B
Text
29 lines
873 B
Text
|
* NXP LPC32xx SoC USB Device Controller (UDC)
|
||
|
|
|
||
|
|
Required properties:
|
||
|
|
- compatible: Must be "nxp,lpc3220-udc"
|
||
|
|
- reg: Physical base address of the controller and length of memory mapped
|
||
|
|
region.
|
||
|
|
- interrupts: The USB interrupts:
|
||
|
|
* USB Device Low Priority Interrupt
|
||
|
|
* USB Device High Priority Interrupt
|
||
|
|
* USB Device DMA Interrupt
|
||
|
|
* External USB Transceiver Interrupt (OTG ATX)
|
||
|
|
- transceiver: phandle of the associated ISP1301 device - this is necessary for
|
||
|
|
the UDC controller for connecting to the USB physical layer
|
||
|
|
|
||
|
|
Example:
|
||
|
|
|
||
|
|
isp1301: usb-transceiver@2c {
|
||
|
|
compatible = "nxp,isp1301";
|
||
|
|
reg = <0x2c>;
|
||
|
|
};
|
||
|
|
|
||
|
|
usbd@31020000 {
|
||
|
|
compatible = "nxp,lpc3220-udc";
|
||
|
|
reg = <0x31020000 0x300>;
|
||
|
|
interrupt-parent = <&mic>;
|
||
|
|
interrupts = <0x3d 0>, <0x3e 0>, <0x3c 0>, <0x3a 0>;
|
||
|
|
transceiver = <&isp1301>;
|
||
|
|
};
|