| 
									
										
										
										
											2008-08-05 16:14:15 +01:00
										 |  |  | /* arch/arm/mach-s3c2410/include/mach/bast-pmu.h
 | 
					
						
							| 
									
										
										
										
											2005-04-16 15:20:36 -07:00
										 |  |  |  * | 
					
						
							| 
									
										
										
										
											2009-11-13 22:54:13 +00:00
										 |  |  |  * Copyright (c) 2003-2004 Simtec Electronics | 
					
						
							| 
									
										
										
										
											2005-04-16 15:20:36 -07:00
										 |  |  |  *	Ben Dooks <ben@simtec.co.uk> | 
					
						
							|  |  |  |  *	Vincent Sanders <vince@simtec.co.uk> | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * Machine BAST - Power Management chip | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * This program is free software; you can redistribute it and/or modify | 
					
						
							|  |  |  |  * it under the terms of the GNU General Public License version 2 as | 
					
						
							|  |  |  |  * published by the Free Software Foundation. | 
					
						
							|  |  |  | */ | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #ifndef __ASM_ARCH_BASTPMU_H
 | 
					
						
							|  |  |  | #define __ASM_ARCH_BASTPMU_H "08_OCT_2004"
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #define BASTPMU_REG_IDENT	(0x00)
 | 
					
						
							|  |  |  | #define BASTPMU_REG_VERSION	(0x01)
 | 
					
						
							|  |  |  | #define BASTPMU_REG_DDCCTRL	(0x02)
 | 
					
						
							|  |  |  | #define BASTPMU_REG_POWER	(0x03)
 | 
					
						
							|  |  |  | #define BASTPMU_REG_RESET	(0x04)
 | 
					
						
							|  |  |  | #define BASTPMU_REG_GWO		(0x05)
 | 
					
						
							|  |  |  | #define BASTPMU_REG_WOL		(0x06)
 | 
					
						
							|  |  |  | #define BASTPMU_REG_WOR		(0x07)
 | 
					
						
							|  |  |  | #define BASTPMU_REG_UID		(0x09)
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #define BASTPMU_EEPROM		(0xC0)
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #define BASTPMU_EEP_UID		(BASTPMU_EEPROM + 0)
 | 
					
						
							|  |  |  | #define BASTPMU_EEP_WOL		(BASTPMU_EEPROM + 8)
 | 
					
						
							|  |  |  | #define BASTPMU_EEP_WOR		(BASTPMU_EEPROM + 9)
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #define BASTPMU_IDENT_0		0x53
 | 
					
						
							|  |  |  | #define BASTPMU_IDENT_1		0x42
 | 
					
						
							|  |  |  | #define BASTPMU_IDENT_2		0x50
 | 
					
						
							|  |  |  | #define BASTPMU_IDENT_3		0x4d
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #define BASTPMU_RESET_GUARD	(0x55)
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #endif /* __ASM_ARCH_BASTPMU_H */
 |