| 
									
										
										
										
											2005-09-20 15:45:26 -05:00
										 |  |  | #ifndef _ASM_POWERPC_AUXVEC_H
 | 
					
						
							|  |  |  | #define _ASM_POWERPC_AUXVEC_H
 | 
					
						
							| 
									
										
										
										
											2005-09-06 15:16:49 -07:00
										 |  |  | 
 | 
					
						
							|  |  |  | /*
 | 
					
						
							|  |  |  |  * We need to put in some extra aux table entries to tell glibc what | 
					
						
							|  |  |  |  * the cache block size is, so it can use the dcbz instruction safely. | 
					
						
							|  |  |  |  */ | 
					
						
							|  |  |  | #define AT_DCACHEBSIZE		19
 | 
					
						
							|  |  |  | #define AT_ICACHEBSIZE		20
 | 
					
						
							|  |  |  | #define AT_UCACHEBSIZE		21
 | 
					
						
							|  |  |  | /* A special ignored type value for PPC, for glibc compatibility.  */ | 
					
						
							|  |  |  | #define AT_IGNOREPPC		22
 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | /* The vDSO location. We have to use the same value as x86 for glibc's
 | 
					
						
							|  |  |  |  * sake :-) | 
					
						
							|  |  |  |  */ | 
					
						
							|  |  |  | #define AT_SYSINFO_EHDR		33
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2012-03-28 18:30:02 +01:00
										 |  |  | #define AT_VECTOR_SIZE_ARCH 6 /* entries in ARCH_DLINFO */
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2005-09-20 15:45:26 -05:00
										 |  |  | #endif
 |