| 
									
										
										
										
											2012-10-25 10:41:39 -06:00
										 |  |  | /* | 
					
						
							|  |  |  |  *  Copyright (c) 2003 ARM Limited | 
					
						
							|  |  |  |  *  Copyright (c) u-boot contributors | 
					
						
							|  |  |  |  *  Copyright (c) 2012 Pavel Machek <pavel@denx.de>
 | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * This program is free software; you can redistribute it and/or modify
 | 
					
						
							|  |  |  |  * it under the terms of the GNU General Public License version 2 as | 
					
						
							|  |  |  |  * published by the Free Software Foundation. | 
					
						
							|  |  |  |  */ | 
					
						
							|  |  |  | #include <linux/linkage.h> | 
					
						
							|  |  |  | #include <linux/init.h> | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2012-10-27 01:00:53 +02:00
										 |  |  | 	.arch	armv7-a | 
					
						
							| 
									
										
										
										
											2012-10-25 10:41:39 -06:00
										 |  |  | 
 | 
					
						
							|  |  |  | ENTRY(secondary_trampoline) | 
					
						
							| 
									
										
										
										
											2013-02-11 17:30:33 -06:00
										 |  |  | 	movw	r2, #:lower16:cpu1start_addr | 
					
						
							|  |  |  | 	movt  r2, #:upper16:cpu1start_addr | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	/* The socfpga VT cannot handle a 0xC0000000 page offset when loading | 
					
						
							|  |  |  | 		the cpu1start_addr, we bit clear it. Tested on HW and VT. */ | 
					
						
							|  |  |  | 	bic	r2, r2, #0x40000000 | 
					
						
							| 
									
										
										
										
											2012-10-25 10:41:39 -06:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-02-11 17:30:33 -06:00
										 |  |  | 	ldr	r0, [r2] | 
					
						
							| 
									
										
										
										
											2012-10-25 10:41:39 -06:00
										 |  |  | 	ldr	r1, [r0] | 
					
						
							|  |  |  | 	bx	r1 | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | ENTRY(secondary_trampoline_end) | 
					
						
							| 
									
										
										
										
											2013-02-11 17:30:33 -06:00
										 |  |  | 
 | 
					
						
							|  |  |  | ENTRY(socfpga_secondary_startup) | 
					
						
							|  |  |  |        bl      v7_invalidate_l1 | 
					
						
							|  |  |  |        b       secondary_startup | 
					
						
							|  |  |  | ENDPROC(socfpga_secondary_startup) |