| 
									
										
										
										
											2012-09-06 09:08:24 +01:00
										 |  |  | /* | 
					
						
							|  |  |  |  * SoC core Device Tree for the ARM Integrator platforms | 
					
						
							|  |  |  |  */ | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | /include/ "skeleton.dtsi" | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | / { | 
					
						
							| 
									
										
										
										
											2013-06-16 02:44:27 +02:00
										 |  |  | 	core-module@10000000 { | 
					
						
							|  |  |  | 		compatible = "arm,core-module-integrator"; | 
					
						
							|  |  |  | 		reg = <0x10000000 0x200>; | 
					
						
							|  |  |  | 	}; | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2013-06-17 23:58:25 +02:00
										 |  |  | 	ebi@12000000 { | 
					
						
							|  |  |  | 		compatible = "arm,external-bus-interface"; | 
					
						
							|  |  |  | 		reg = <0x12000000 0x100>; | 
					
						
							|  |  |  | 	}; | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2012-09-06 09:08:24 +01:00
										 |  |  | 	timer@13000000 { | 
					
						
							|  |  |  | 		reg = <0x13000000 0x100>; | 
					
						
							|  |  |  | 		interrupt-parent = <&pic>; | 
					
						
							|  |  |  | 		interrupts = <5>; | 
					
						
							|  |  |  | 	}; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	timer@13000100 { | 
					
						
							|  |  |  | 		reg = <0x13000100 0x100>; | 
					
						
							|  |  |  | 		interrupt-parent = <&pic>; | 
					
						
							|  |  |  | 		interrupts = <6>; | 
					
						
							|  |  |  | 	}; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	timer@13000200 { | 
					
						
							|  |  |  | 		reg = <0x13000200 0x100>; | 
					
						
							|  |  |  | 		interrupt-parent = <&pic>; | 
					
						
							|  |  |  | 		interrupts = <7>; | 
					
						
							|  |  |  | 	}; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	pic@14000000 { | 
					
						
							|  |  |  | 		compatible = "arm,versatile-fpga-irq"; | 
					
						
							|  |  |  | 		#interrupt-cells = <1>; | 
					
						
							|  |  |  | 		interrupt-controller; | 
					
						
							|  |  |  | 		reg = <0x14000000 0x100>; | 
					
						
							|  |  |  | 		clear-mask = <0xffffffff>; | 
					
						
							|  |  |  | 	}; | 
					
						
							| 
									
										
										
										
											2012-09-06 09:08:47 +01:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2012-09-06 09:09:11 +01:00
										 |  |  | 	flash@24000000 { | 
					
						
							|  |  |  | 		compatible = "cfi-flash"; | 
					
						
							|  |  |  | 		reg = <0x24000000 0x02000000>; | 
					
						
							|  |  |  | 	}; | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2012-09-06 09:08:47 +01:00
										 |  |  | 	fpga { | 
					
						
							|  |  |  | 		compatible = "arm,amba-bus", "simple-bus"; | 
					
						
							|  |  |  | 		#address-cells = <1>; | 
					
						
							|  |  |  | 		#size-cells = <1>; | 
					
						
							|  |  |  | 		ranges; | 
					
						
							|  |  |  | 		interrupt-parent = <&pic>; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 		/* | 
					
						
							|  |  |  | 		 * These PrimeCells are in the same locations and using the | 
					
						
							|  |  |  | 		 * same interrupts in all Integrators, however the silicon | 
					
						
							|  |  |  | 		 * version deployed is different. | 
					
						
							|  |  |  | 		 */ | 
					
						
							|  |  |  | 		rtc@15000000 { | 
					
						
							|  |  |  | 			reg = <0x15000000 0x1000>; | 
					
						
							|  |  |  | 			interrupts = <8>; | 
					
						
							|  |  |  | 		}; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 		uart@16000000 { | 
					
						
							|  |  |  | 			reg = <0x16000000 0x1000>; | 
					
						
							|  |  |  | 			interrupts = <1>; | 
					
						
							|  |  |  | 		}; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 		uart@17000000 { | 
					
						
							|  |  |  | 			reg = <0x17000000 0x1000>; | 
					
						
							|  |  |  | 			interrupts = <2>; | 
					
						
							|  |  |  | 		}; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 		kmi@18000000 { | 
					
						
							|  |  |  | 			reg = <0x18000000 0x1000>; | 
					
						
							|  |  |  | 			interrupts = <3>; | 
					
						
							|  |  |  | 		}; | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 		kmi@19000000 { | 
					
						
							|  |  |  | 			reg = <0x19000000 0x1000>; | 
					
						
							|  |  |  | 			interrupts = <4>; | 
					
						
							|  |  |  | 		}; | 
					
						
							|  |  |  | 	}; | 
					
						
							| 
									
										
										
										
											2012-09-06 09:08:24 +01:00
										 |  |  | }; |