| 
									
										
										
										
											2008-07-05 10:02:56 +02:00
										 |  |  | /*
 | 
					
						
							|  |  |  |  * Copyright (C) 1999 ARM Limited | 
					
						
							|  |  |  |  * Copyright (C) 2000 Deep Blue Solutions Ltd | 
					
						
							|  |  |  |  * Copyright 2006-2007 Freescale Semiconductor, Inc. All Rights Reserved. | 
					
						
							|  |  |  |  * Copyright 2008 Juergen Beisert, kernel@pengutronix.de | 
					
						
							| 
									
										
										
										
											2009-03-03 02:49:23 +03:00
										 |  |  |  * Copyright 2009 Ilya Yanok, Emcraft Systems Ltd, yanok@emcraft.com | 
					
						
							| 
									
										
										
										
											2008-07-05 10:02:56 +02:00
										 |  |  |  * | 
					
						
							|  |  |  |  * This program is free software; you can redistribute it and/or modify | 
					
						
							|  |  |  |  * it under the terms of the GNU General Public License as published by | 
					
						
							|  |  |  |  * the Free Software Foundation; either version 2 of the License, or | 
					
						
							|  |  |  |  * (at your option) any later version. | 
					
						
							|  |  |  |  * | 
					
						
							|  |  |  |  * This program is distributed in the hope that it will be useful, | 
					
						
							|  |  |  |  * but WITHOUT ANY WARRANTY; without even the implied warranty of | 
					
						
							|  |  |  |  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the | 
					
						
							|  |  |  |  * GNU General Public License for more details. | 
					
						
							|  |  |  |  */ | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | #include <linux/kernel.h>
 | 
					
						
							|  |  |  | #include <linux/clk.h>
 | 
					
						
							|  |  |  | #include <linux/io.h>
 | 
					
						
							| 
									
										
										
										
											2009-03-03 02:49:23 +03:00
										 |  |  | #include <linux/err.h>
 | 
					
						
							|  |  |  | #include <linux/delay.h>
 | 
					
						
							| 
									
										
										
										
											2008-07-05 10:02:56 +02:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2008-08-05 16:14:15 +01:00
										 |  |  | #include <mach/hardware.h>
 | 
					
						
							| 
									
										
										
										
											2009-07-31 20:29:22 +09:00
										 |  |  | #include <mach/common.h>
 | 
					
						
							| 
									
										
										
										
											2008-07-05 10:02:56 +02:00
										 |  |  | #include <asm/proc-fns.h>
 | 
					
						
							|  |  |  | #include <asm/system.h>
 | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2009-06-04 12:19:02 +02:00
										 |  |  | static void __iomem *wdog_base; | 
					
						
							| 
									
										
										
										
											2008-07-05 10:02:56 +02:00
										 |  |  | 
 | 
					
						
							|  |  |  | /*
 | 
					
						
							|  |  |  |  * Reset the system. It is called by machine_restart(). | 
					
						
							|  |  |  |  */ | 
					
						
							| 
									
										
										
										
											2009-03-19 16:20:24 +00:00
										 |  |  | void arch_reset(char mode, const char *cmd) | 
					
						
							| 
									
										
										
										
											2008-07-05 10:02:56 +02:00
										 |  |  | { | 
					
						
							| 
									
										
										
										
											2009-06-04 12:19:02 +02:00
										 |  |  | 	unsigned int wcr_enable; | 
					
						
							|  |  |  | 
 | 
					
						
							| 
									
										
										
										
											2009-07-31 20:29:22 +09:00
										 |  |  | #ifdef CONFIG_ARCH_MXC91231
 | 
					
						
							|  |  |  | 	if (cpu_is_mxc91231()) { | 
					
						
							|  |  |  | 		mxc91231_arch_reset(mode, cmd); | 
					
						
							|  |  |  | 		return; | 
					
						
							|  |  |  | 	} | 
					
						
							|  |  |  | #endif
 | 
					
						
							| 
									
										
										
										
											2009-06-04 12:19:02 +02:00
										 |  |  | 	if (cpu_is_mx1()) { | 
					
						
							|  |  |  | 		wcr_enable = (1 << 0); | 
					
						
							|  |  |  | 	} else { | 
					
						
							| 
									
										
										
										
											2009-03-03 02:49:23 +03:00
										 |  |  | 		struct clk *clk; | 
					
						
							| 
									
										
										
										
											2008-07-05 10:02:56 +02:00
										 |  |  | 
 | 
					
						
							| 
									
										
										
										
											2009-03-03 02:49:23 +03:00
										 |  |  | 		clk = clk_get_sys("imx-wdt.0", NULL); | 
					
						
							|  |  |  | 		if (!IS_ERR(clk)) | 
					
						
							|  |  |  | 			clk_enable(clk); | 
					
						
							| 
									
										
										
										
											2009-06-04 12:19:02 +02:00
										 |  |  | 		wcr_enable = (1 << 2); | 
					
						
							| 
									
										
										
										
											2008-07-05 10:02:56 +02:00
										 |  |  | 	} | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	/* Assert SRS signal */ | 
					
						
							| 
									
										
										
										
											2009-06-04 12:19:02 +02:00
										 |  |  | 	__raw_writew(wcr_enable, wdog_base); | 
					
						
							| 
									
										
										
										
											2009-03-03 02:49:23 +03:00
										 |  |  | 
 | 
					
						
							|  |  |  | 	/* wait for reset to assert... */ | 
					
						
							|  |  |  | 	mdelay(500); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	printk(KERN_ERR "Watchdog reset failed to assert reset\n"); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	/* delay to allow the serial port to show the message */ | 
					
						
							|  |  |  | 	mdelay(50); | 
					
						
							|  |  |  | 
 | 
					
						
							|  |  |  | 	/* we'll take a jump through zero as a poor second */ | 
					
						
							|  |  |  | 	cpu_reset(0); | 
					
						
							| 
									
										
										
										
											2008-07-05 10:02:56 +02:00
										 |  |  | } | 
					
						
							| 
									
										
										
										
											2009-06-04 12:19:02 +02:00
										 |  |  | 
 | 
					
						
							|  |  |  | void mxc_arch_reset_init(void __iomem *base) | 
					
						
							|  |  |  | { | 
					
						
							|  |  |  | 	wdog_base = base; | 
					
						
							|  |  |  | } |