2008-11-18 17:48:21 +08:00
|
|
|
/*
|
2009-01-07 23:14:39 +08:00
|
|
|
* arch/blackfin/include/asm/mem_init.h - reprogram clocks / memory
|
2008-11-18 17:48:21 +08:00
|
|
|
*
|
2009-01-07 23:14:39 +08:00
|
|
|
* Copyright 2004-2008 Analog Devices Inc.
|
2008-11-18 17:48:21 +08:00
|
|
|
*
|
2009-01-07 23:14:39 +08:00
|
|
|
* Licensed under the GPL-2 or later.
|
2008-11-18 17:48:21 +08:00
|
|
|
*/
|
|
|
|
|
|
2009-01-07 23:14:39 +08:00
|
|
|
#if defined(EBIU_SDGCTL)
|
|
|
|
|
#if defined(CONFIG_MEM_MT48LC16M16A2TG_75) || \
|
|
|
|
|
defined(CONFIG_MEM_MT48LC64M4A2FB_7E) || \
|
|
|
|
|
defined(CONFIG_MEM_MT48LC16M8A2TG_75) || \
|
|
|
|
|
defined(CONFIG_MEM_GENERIC_BOARD) || \
|
|
|
|
|
defined(CONFIG_MEM_MT48LC32M8A2_75) || \
|
|
|
|
|
defined(CONFIG_MEM_MT48LC8M32B2B5_7) || \
|
2009-01-07 23:14:38 +08:00
|
|
|
defined(CONFIG_MEM_MT48LC32M16A2TG_75) || \
|
|
|
|
|
defined(CONFIG_MEM_MT48LC32M8A2_75)
|
2008-11-18 17:48:21 +08:00
|
|
|
#if (CONFIG_SCLK_HZ > 119402985)
|
|
|
|
|
#define SDRAM_tRP TRP_2
|
|
|
|
|
#define SDRAM_tRP_num 2
|
|
|
|
|
#define SDRAM_tRAS TRAS_7
|
|
|
|
|
#define SDRAM_tRAS_num 7
|
|
|
|
|
#define SDRAM_tRCD TRCD_2
|
|
|
|
|
#define SDRAM_tWR TWR_2
|
|
|
|
|
#endif
|
|
|
|
|
#if (CONFIG_SCLK_HZ > 104477612) && (CONFIG_SCLK_HZ <= 119402985)
|
|
|
|
|
#define SDRAM_tRP TRP_2
|
|
|
|
|
#define SDRAM_tRP_num 2
|
|
|
|
|
#define SDRAM_tRAS TRAS_6
|
|
|
|
|
#define SDRAM_tRAS_num 6
|
|
|
|
|
#define SDRAM_tRCD TRCD_2
|
|
|
|
|
#define SDRAM_tWR TWR_2
|
|
|
|
|
#endif
|
|
|
|
|
#if (CONFIG_SCLK_HZ > 89552239) && (CONFIG_SCLK_HZ <= 104477612)
|
|
|
|
|
#define SDRAM_tRP TRP_2
|
|
|
|
|
#define SDRAM_tRP_num 2
|
|
|
|
|
#define SDRAM_tRAS TRAS_5
|
|
|
|
|
#define SDRAM_tRAS_num 5
|
|
|
|
|
#define SDRAM_tRCD TRCD_2
|
|
|
|
|
#define SDRAM_tWR TWR_2
|
|
|
|
|
#endif
|
|
|
|
|
#if (CONFIG_SCLK_HZ > 74626866) && (CONFIG_SCLK_HZ <= 89552239)
|
|
|
|
|
#define SDRAM_tRP TRP_2
|
|
|
|
|
#define SDRAM_tRP_num 2
|
|
|
|
|
#define SDRAM_tRAS TRAS_4
|
|
|
|
|
#define SDRAM_tRAS_num 4
|
|
|
|
|
#define SDRAM_tRCD TRCD_2
|
|
|
|
|
#define SDRAM_tWR TWR_2
|
|
|
|
|
#endif
|
|
|
|
|
#if (CONFIG_SCLK_HZ > 66666667) && (CONFIG_SCLK_HZ <= 74626866)
|
|
|
|
|
#define SDRAM_tRP TRP_2
|
|
|
|
|
#define SDRAM_tRP_num 2
|
|
|
|
|
#define SDRAM_tRAS TRAS_3
|
|
|
|
|
#define SDRAM_tRAS_num 3
|
|
|
|
|
#define SDRAM_tRCD TRCD_2
|
|
|
|
|
#define SDRAM_tWR TWR_2
|
|
|
|
|
#endif
|
|
|
|
|
#if (CONFIG_SCLK_HZ > 59701493) && (CONFIG_SCLK_HZ <= 66666667)
|
|
|
|
|
#define SDRAM_tRP TRP_1
|
|
|
|
|
#define SDRAM_tRP_num 1
|
|
|
|
|
#define SDRAM_tRAS TRAS_4
|
|
|
|
|
#define SDRAM_tRAS_num 3
|
|
|
|
|
#define SDRAM_tRCD TRCD_1
|
|
|
|
|
#define SDRAM_tWR TWR_2
|
|
|
|
|
#endif
|
|
|
|
|
#if (CONFIG_SCLK_HZ > 44776119) && (CONFIG_SCLK_HZ <= 59701493)
|
|
|
|
|
#define SDRAM_tRP TRP_1
|
|
|
|
|
#define SDRAM_tRP_num 1
|
|
|
|
|
#define SDRAM_tRAS TRAS_3
|
|
|
|
|
#define SDRAM_tRAS_num 3
|
|
|
|
|
#define SDRAM_tRCD TRCD_1
|
|
|
|
|
#define SDRAM_tWR TWR_2
|
|
|
|
|
#endif
|
|
|
|
|
#if (CONFIG_SCLK_HZ > 29850746) && (CONFIG_SCLK_HZ <= 44776119)
|
|
|
|
|
#define SDRAM_tRP TRP_1
|
|
|
|
|
#define SDRAM_tRP_num 1
|
|
|
|
|
#define SDRAM_tRAS TRAS_2
|
|
|
|
|
#define SDRAM_tRAS_num 2
|
|
|
|
|
#define SDRAM_tRCD TRCD_1
|
|
|
|
|
#define SDRAM_tWR TWR_2
|
|
|
|
|
#endif
|
|
|
|
|
#if (CONFIG_SCLK_HZ <= 29850746)
|
|
|
|
|
#define SDRAM_tRP TRP_1
|
|
|
|
|
#define SDRAM_tRP_num 1
|
|
|
|
|
#define SDRAM_tRAS TRAS_1
|
|
|
|
|
#define SDRAM_tRAS_num 1
|
|
|
|
|
#define SDRAM_tRCD TRCD_1
|
|
|
|
|
#define SDRAM_tWR TWR_2
|
|
|
|
|
#endif
|
|
|
|
|
#endif
|
|
|
|
|
|
2009-01-07 23:14:39 +08:00
|
|
|
#if defined(CONFIG_MEM_MT48LC16M8A2TG_75) || \
|
|
|
|
|
defined(CONFIG_MEM_MT48LC8M32B2B5_7)
|
2008-11-18 17:48:21 +08:00
|
|
|
/*SDRAM INFORMATION: */
|
|
|
|
|
#define SDRAM_Tref 64 /* Refresh period in milliseconds */
|
|
|
|
|
#define SDRAM_NRA 4096 /* Number of row addresses in SDRAM */
|
|
|
|
|
#define SDRAM_CL CL_3
|
|
|
|
|
#endif
|
|
|
|
|
|
2009-01-07 23:14:39 +08:00
|
|
|
#if defined(CONFIG_MEM_MT48LC32M8A2_75) || \
|
|
|
|
|
defined(CONFIG_MEM_MT48LC64M4A2FB_7E) || \
|
|
|
|
|
defined(CONFIG_MEM_GENERIC_BOARD) || \
|
|
|
|
|
defined(CONFIG_MEM_MT48LC32M16A2TG_75) || \
|
2009-01-07 23:14:38 +08:00
|
|
|
defined(CONFIG_MEM_MT48LC16M16A2TG_75) || \
|
|
|
|
|
defined(CONFIG_MEM_MT48LC32M8A2_75)
|
2008-11-18 17:48:21 +08:00
|
|
|
/*SDRAM INFORMATION: */
|
|
|
|
|
#define SDRAM_Tref 64 /* Refresh period in milliseconds */
|
|
|
|
|
#define SDRAM_NRA 8192 /* Number of row addresses in SDRAM */
|
|
|
|
|
#define SDRAM_CL CL_3
|
|
|
|
|
#endif
|
|
|
|
|
|
2009-01-07 23:14:39 +08:00
|
|
|
|
|
|
|
|
#ifdef CONFIG_BFIN_KERNEL_CLOCK_MEMINIT_CALC
|
|
|
|
|
/* Equation from section 17 (p17-46) of BF533 HRM */
|
|
|
|
|
#define mem_SDRRC (((CONFIG_SCLK_HZ / 1000) * SDRAM_Tref) / SDRAM_NRA) - (SDRAM_tRAS_num + SDRAM_tRP_num)
|
|
|
|
|
|
|
|
|
|
/* Enable SCLK Out */
|
2009-02-04 16:49:45 +08:00
|
|
|
#define mem_SDGCTL (SCTLE | SDRAM_CL | SDRAM_tRAS | SDRAM_tRP | SDRAM_tRCD | SDRAM_tWR | PSS)
|
2009-01-07 23:14:39 +08:00
|
|
|
#else
|
|
|
|
|
#define mem_SDRRC CONFIG_MEM_SDRRC
|
|
|
|
|
#define mem_SDGCTL CONFIG_MEM_SDGCTL
|
|
|
|
|
#endif
|
2008-11-18 17:48:21 +08:00
|
|
|
#endif
|
|
|
|
|
|
2009-01-07 23:14:39 +08:00
|
|
|
|
|
|
|
|
#if defined(EBIU_DDRCTL0)
|
|
|
|
|
#define MIN_DDR_SCLK(x) (x*(CONFIG_SCLK_HZ/1000/1000)/1000 + 1)
|
|
|
|
|
#define MAX_DDR_SCLK(x) (x*(CONFIG_SCLK_HZ/1000/1000)/1000)
|
|
|
|
|
#define DDR_CLK_HZ(x) (1000*1000*1000/x)
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_MEM_MT46V32M16_6T)
|
|
|
|
|
#define DDR_SIZE DEVSZ_512
|
|
|
|
|
#define DDR_WIDTH DEVWD_16
|
|
|
|
|
#define DDR_MAX_tCK 13
|
|
|
|
|
|
|
|
|
|
#define DDR_tRC DDR_TRC(MIN_DDR_SCLK(60))
|
|
|
|
|
#define DDR_tRAS DDR_TRAS(MIN_DDR_SCLK(42))
|
|
|
|
|
#define DDR_tRP DDR_TRP(MIN_DDR_SCLK(15))
|
|
|
|
|
#define DDR_tRFC DDR_TRFC(MIN_DDR_SCLK(72))
|
|
|
|
|
#define DDR_tREFI DDR_TREFI(MAX_DDR_SCLK(7800))
|
|
|
|
|
|
|
|
|
|
#define DDR_tRCD DDR_TRCD(MIN_DDR_SCLK(15))
|
|
|
|
|
#define DDR_tWTR DDR_TWTR(1)
|
|
|
|
|
#define DDR_tMRD DDR_TMRD(MIN_DDR_SCLK(12))
|
|
|
|
|
#define DDR_tWR DDR_TWR(MIN_DDR_SCLK(15))
|
2008-11-18 17:48:21 +08:00
|
|
|
#endif
|
|
|
|
|
|
2009-01-07 23:14:39 +08:00
|
|
|
#if defined(CONFIG_MEM_MT46V32M16_5B)
|
|
|
|
|
#define DDR_SIZE DEVSZ_512
|
|
|
|
|
#define DDR_WIDTH DEVWD_16
|
|
|
|
|
#define DDR_MAX_tCK 13
|
|
|
|
|
|
|
|
|
|
#define DDR_tRC DDR_TRC(MIN_DDR_SCLK(55))
|
|
|
|
|
#define DDR_tRAS DDR_TRAS(MIN_DDR_SCLK(40))
|
|
|
|
|
#define DDR_tRP DDR_TRP(MIN_DDR_SCLK(15))
|
|
|
|
|
#define DDR_tRFC DDR_TRFC(MIN_DDR_SCLK(70))
|
|
|
|
|
#define DDR_tREFI DDR_TREFI(MAX_DDR_SCLK(7800))
|
|
|
|
|
|
|
|
|
|
#define DDR_tRCD DDR_TRCD(MIN_DDR_SCLK(15))
|
|
|
|
|
#define DDR_tWTR DDR_TWTR(2)
|
|
|
|
|
#define DDR_tMRD DDR_TMRD(MIN_DDR_SCLK(10))
|
|
|
|
|
#define DDR_tWR DDR_TWR(MIN_DDR_SCLK(15))
|
2008-11-18 17:48:21 +08:00
|
|
|
#endif
|
|
|
|
|
|
2009-01-07 23:14:39 +08:00
|
|
|
#if defined(CONFIG_MEM_GENERIC_BOARD)
|
|
|
|
|
#define DDR_SIZE DEVSZ_512
|
|
|
|
|
#define DDR_WIDTH DEVWD_16
|
|
|
|
|
#define DDR_MAX_tCK 13
|
2008-11-18 17:48:21 +08:00
|
|
|
|
2009-01-07 23:14:39 +08:00
|
|
|
#define DDR_tRCD DDR_TRCD(3)
|
|
|
|
|
#define DDR_tWTR DDR_TWTR(2)
|
|
|
|
|
#define DDR_tWR DDR_TWR(2)
|
|
|
|
|
#define DDR_tMRD DDR_TMRD(2)
|
|
|
|
|
#define DDR_tRP DDR_TRP(3)
|
|
|
|
|
#define DDR_tRAS DDR_TRAS(7)
|
|
|
|
|
#define DDR_tRC DDR_TRC(10)
|
|
|
|
|
#define DDR_tRFC DDR_TRFC(12)
|
|
|
|
|
#define DDR_tREFI DDR_TREFI(1288)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if (CONFIG_SCLK_HZ < DDR_CLK_HZ(DDR_MAX_tCK))
|
|
|
|
|
# error "CONFIG_SCLK_HZ is too small (<DDR_CLK_HZ(DDR_MAX_tCK) Hz)."
|
|
|
|
|
#elif(CONFIG_SCLK_HZ <= 133333333)
|
|
|
|
|
# define DDR_CL CL_2
|
|
|
|
|
#else
|
|
|
|
|
# error "CONFIG_SCLK_HZ is too large (>133333333 Hz)."
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_BFIN_KERNEL_CLOCK_MEMINIT_CALC
|
|
|
|
|
#define mem_DDRCTL0 (DDR_tRP | DDR_tRAS | DDR_tRC | DDR_tRFC | DDR_tREFI)
|
|
|
|
|
#define mem_DDRCTL1 (DDR_DATWIDTH | EXTBANK_1 | DDR_SIZE | DDR_WIDTH | DDR_tWTR \
|
|
|
|
|
| DDR_tMRD | DDR_tWR | DDR_tRCD)
|
|
|
|
|
#define mem_DDRCTL2 DDR_CL
|
|
|
|
|
#else
|
|
|
|
|
#define mem_DDRCTL0 CONFIG_MEM_DDRCTL0
|
|
|
|
|
#define mem_DDRCTL1 CONFIG_MEM_DDRCTL1
|
|
|
|
|
#define mem_DDRCTL2 CONFIG_MEM_DDRCTL2
|
|
|
|
|
#endif
|
|
|
|
|
#endif
|
2008-11-18 17:48:21 +08:00
|
|
|
|
|
|
|
|
#if defined CONFIG_CLKIN_HALF
|
|
|
|
|
#define CLKIN_HALF 1
|
|
|
|
|
#else
|
|
|
|
|
#define CLKIN_HALF 0
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if defined CONFIG_PLL_BYPASS
|
|
|
|
|
#define PLL_BYPASS 1
|
|
|
|
|
#else
|
|
|
|
|
#define PLL_BYPASS 0
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/***************************************Currently Not Being Used *********************************/
|
2009-01-07 23:14:39 +08:00
|
|
|
|
|
|
|
|
#if defined(CONFIG_FLASH_SPEED_BWAT) && \
|
|
|
|
|
defined(CONFIG_FLASH_SPEED_BRAT) && \
|
|
|
|
|
defined(CONFIG_FLASH_SPEED_BHT) && \
|
|
|
|
|
defined(CONFIG_FLASH_SPEED_BST) && \
|
|
|
|
|
defined(CONFIG_FLASH_SPEED_BTT)
|
|
|
|
|
|
2008-11-18 17:48:21 +08:00
|
|
|
#define flash_EBIU_AMBCTL_WAT ((CONFIG_FLASH_SPEED_BWAT * 4) / (4000000000 / CONFIG_SCLK_HZ)) + 1
|
|
|
|
|
#define flash_EBIU_AMBCTL_RAT ((CONFIG_FLASH_SPEED_BRAT * 4) / (4000000000 / CONFIG_SCLK_HZ)) + 1
|
|
|
|
|
#define flash_EBIU_AMBCTL_HT ((CONFIG_FLASH_SPEED_BHT * 4) / (4000000000 / CONFIG_SCLK_HZ))
|
|
|
|
|
#define flash_EBIU_AMBCTL_ST ((CONFIG_FLASH_SPEED_BST * 4) / (4000000000 / CONFIG_SCLK_HZ)) + 1
|
|
|
|
|
#define flash_EBIU_AMBCTL_TT ((CONFIG_FLASH_SPEED_BTT * 4) / (4000000000 / CONFIG_SCLK_HZ)) + 1
|
|
|
|
|
|
|
|
|
|
#if (flash_EBIU_AMBCTL_TT > 3)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_TT B0TT_4
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_TT == 3)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_TT B0TT_3
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_TT == 2)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_TT B0TT_2
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_TT < 2)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_TT B0TT_1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if (flash_EBIU_AMBCTL_ST > 3)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_ST B0ST_4
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_ST == 3)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_ST B0ST_3
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_ST == 2)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_ST B0ST_2
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_ST < 2)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_ST B0ST_1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if (flash_EBIU_AMBCTL_HT > 2)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_HT B0HT_3
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_HT == 2)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_HT B0HT_2
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_HT == 1)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_HT B0HT_1
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_HT == 0 && CONFIG_FLASH_SPEED_BHT == 0)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_HT B0HT_0
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_HT == 0 && CONFIG_FLASH_SPEED_BHT != 0)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_HT B0HT_1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if (flash_EBIU_AMBCTL_WAT > 14)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_WAT B0WAT_15
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_WAT == 14)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_WAT B0WAT_14
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_WAT == 13)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_WAT B0WAT_13
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_WAT == 12)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_WAT B0WAT_12
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_WAT == 11)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_WAT B0WAT_11
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_WAT == 10)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_WAT B0WAT_10
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_WAT == 9)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_WAT B0WAT_9
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_WAT == 8)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_WAT B0WAT_8
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_WAT == 7)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_WAT B0WAT_7
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_WAT == 6)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_WAT B0WAT_6
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_WAT == 5)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_WAT B0WAT_5
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_WAT == 4)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_WAT B0WAT_4
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_WAT == 3)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_WAT B0WAT_3
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_WAT == 2)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_WAT B0WAT_2
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_WAT == 1)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_WAT B0WAT_1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if (flash_EBIU_AMBCTL_RAT > 14)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_RAT B0RAT_15
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_RAT == 14)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_RAT B0RAT_14
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_RAT == 13)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_RAT B0RAT_13
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_RAT == 12)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_RAT B0RAT_12
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_RAT == 11)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_RAT B0RAT_11
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_RAT == 10)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_RAT B0RAT_10
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_RAT == 9)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_RAT B0RAT_9
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_RAT == 8)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_RAT B0RAT_8
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_RAT == 7)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_RAT B0RAT_7
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_RAT == 6)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_RAT B0RAT_6
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_RAT == 5)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_RAT B0RAT_5
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_RAT == 4)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_RAT B0RAT_4
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_RAT == 3)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_RAT B0RAT_3
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_RAT == 2)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_RAT B0RAT_2
|
|
|
|
|
#endif
|
|
|
|
|
#if (flash_EBIU_AMBCTL_RAT == 1)
|
|
|
|
|
#define flash_EBIU_AMBCTL0_RAT B0RAT_1
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#define flash_EBIU_AMBCTL0 \
|
|
|
|
|
(flash_EBIU_AMBCTL0_WAT | flash_EBIU_AMBCTL0_RAT | flash_EBIU_AMBCTL0_HT | \
|
|
|
|
|
flash_EBIU_AMBCTL0_ST | flash_EBIU_AMBCTL0_TT | CONFIG_FLASH_SPEED_RDYEN)
|
2009-01-07 23:14:39 +08:00
|
|
|
#endif
|
